### **NEC**

### **User's Manual**

# $\mu$ PD753036

### **4-Bit Single-chip Microcontrollers**

 $\mu$ PD753036  $\mu$ PD75P3036

#### [MEMO]

#### NOTES FOR CMOS DEVICES -

#### (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

#### (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

#### 3 STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

MS-DOS is a trademark of Microsoft Corporation.

IBM DOS, PC/AT and PC DOS are trademarks of IBM Corporation.

These commodities, technology or software, must be exported in accordance with the export administration regulations of the exporting country. Diversion contrary to the law of that country is prohibited.

- The information in this document is current as of March, 2003. The information is subject to change
  without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or
  data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all
  products and/or types are available in every country. Please check with an NEC Electronics sales
  representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior
  written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may
  appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".
  - The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
  - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
  - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
  - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

#### (Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

### **Regional Information**

Some information contained in this document may vary from country to country. Before using any NEC Electronics product in your application, please contact the NEC Electronics office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- · Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

#### NEC Electronics America, Inc. (U.S.) • Filiale Italiana

Santa Clara, California Tel: 408-588-6000 800-366-9782 Fax: 408-588-6130 800-729-9288

#### **NEC Electronics (Europe) GmbH**

Duesseldorf, Germany Tel: 0211-65 03 01 Fax: 0211-65 03 327

#### • Sucursal en España

Madrid, Spain Tel: 091-504 27 87 Fax: 091-504 28 60

#### Succursale Française

Vélizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

#### Branch The Netherlands

Eindhoven, The Netherlands Tel: 040-244 58 45 Fax: 040-244 45 80

#### Tyskland Filial

Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388

#### United Kingdom Branch

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

#### **NEC Electronics Hong Kong Ltd.**

Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

#### **NEC Electronics Hong Kong Ltd.**

Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

#### **NEC Electronics Shanghai, Ltd.**

Shanghai, P.R. China Tel: 021-6841-1138 Fax: 021-6841-1137

#### **NEC Electronics Taiwan Ltd.**

Taipei. Taiwan Tel: 02-2719-2377 Fax: 02-2719-5951

#### **NEC Electronics Singapore Pte. Ltd.**

Novena Square, Singapore

Tel: 6253-8311 Fax: 6250-3583

#### **Major Revision in This Version**

Page	Contents
Throughout	$\mu$ PD753036 and $\mu$ PD75P3036 Under development $ ightarrow$ developed
	$\mu$ PD75P3036KK-T has been added.
	At N-ch open drain of ports 4 and 5, input voltage has been changed to 13 V from 12 V.
	When using external clock, XT2 has been changed to opposite phase input from leaving open.
p.9	2.1 Pin Functions A figure of external circuit which determines output level of BP0 through BP7 has been added.
p.55	A note has been added indicating that BRA !addr1 and CALL !addr1 instructions can only be used in MkII mode in Fig. 4-3 Program Memory Map.
p.337	CHAPTER 10 MASK OPTION has been added.
p.358	Modification of the instruction list in 11.3 Op Code of Each Instruction
p.359	The items of 11.4 Instruction Function and Application have been adjusted to that of 11.2 Instruction Set and Operation.
p.405	APPENDIX B DEVELOPMENT TOOLS The OS supported has been upgraded.
p.423	APPENDIX F REVISION HISTORY has been added.

The mark ★ shows major revised points.

#### INTRODUCTION

#### Readers

This manual is intended for engineers who understand the functions of the  $\mu$ PD753036 and 75P3036 4-bit single-chip microcontrollers and wish to design application systems using any of these microcontrollers.

The  $\mu$ PD75P3036KK-T does not have a reliability level intended for mass production of user systems. Use this model only for evaluation of functions in experiments or trial production of a system.

**Purpose** 

This manual describes the hardware functions of the  $\mu PD753036$  and 75P3036 organized in the following manner.

#### Organization

This manual contains the following information:

- General
- Pin Functions
- · Features of Architecture and Memory Map
- Internal CPU Functions
- · Peripheral Hardware Functions
- · Interrupt Functions and Test Functions
- · Standby Functions
- · Reset Function
- · Write and Verify PROM
- · Mask Option
- Instruction Set

#### How to read this manual

It is assumed that the readers of this manual possess general knowledge about electronics, logic circuits, and microcontrollers.

- If you have some experience of using the  $\mu$ PD75336,
  - ightarrow Read **APPENDIX A FUNCTIONS OF**  $\mu$ **PD75336, 753036, AND 75P3036** to check differences between the  $\mu$ PD75316B and the microcontrollers described in this manual.
- If you intend to use this manual as a manual for the  $\mu$ PD75P3036,
  - $\rightarrow$  Unless otherwise specified, the  $\mu$ PD753036 is regarded as the representative model. Descriptions throughout this manual correspond to this model. Refer to 1.3 Differences among Subseries Products to check the differences among the various models.
- · To check the functions of an instruction whose mnemonic is known,
  - → Refer to APPENDIX D INSTRUCTION INDEX.
- · To check the functions of a specific internal circuit,
  - → Refer to APPENDIX E HARDWARE INDEX.

\*

#### • To understand the overall functions of the $\mu$ PD753036 and 75P3036,

 $\rightarrow$  Read this manual in the order of the Table of Contents.

**Legend** Data significance : Left: higher, right: lower

Active low :  $\overline{\times\!\!\times\!\!\times}$  (top bar over signal or pin name)

Address of memory map : Top: low, Bottom: high

Note : Description of Note in the text

**Caution** : Important information

Remark : Supplement

Numeric notation : Binary ... xxx or xxxxB

 $\begin{array}{lll} \text{Decimal} & \dots \times \times \times \times \\ \text{Hexadecimal} & \dots \times \times \times \times \text{H} \end{array}$ 

**Related documents** Some documents are preliminary editions but they are not so specified in the following tables.

#### **Documents related to devices**

Document Name	Document Number		
Document Name	Japanese	English	
μPD753036 User's Manual	U10201J	U10201E (this manual)	
μPD753036 Data Sheet	U11353J	U11353E	
μPD75P3036 Data Sheet	U11575J	U11575E	
μPD753036 Instruction List	IEM-5063	_	
75XL Series Selection Guide	U10453J	U10453E	

#### Documents related to development tools

Document Name			Documen	t Number
	Document Name		Japanese	English
Hardware	IE-75000-R/IE-75001-R User's Manual		EEU-846	EEU-1416
	IE-75300-R-EM User's Manual		EEU-951	EEU-1493
	EP-75336GC/GK-R User's Manual		U10644J	U10644E
	PG-1500 User's Manual		EEU-651	EEU-1335
Software	RA75X Assembler Package	Operation	EEU-731	EEU-1346
	User's Manual	Language	EEU-730	EEU-1363
	PG-1500 Controller User's	PC-9800 series	EEU-704	EEU-1291
	Manual	(MS-DOS™) base		
		IBM PC series	EEU-5008	U10540E
		(PC DOS™) base		

#### Other documents

Document Name	Document Number	
Bodullett Name	Japanese	English
SEMICONDUCTORS SELECTION GUIDE Products & Packages (CD-ROM)	X13769X	
Semiconductor Device Mounting Technology Manual	C10535J	C10535E
Quality Grades of NEC's Semiconductor Devices	C11531J	C11531E
NEC Semiconductor Device Reliability and Quality Control System	C10983J	C10983E
Guide to Prevert Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892J	C11892E
Microcomputer-Related Products Guide - by third parties	U11416J	_

Caution These related documents are subject to change without notice. Be sure to use the latest edition of the documents when you design your system.

#### [MEMO]

#### **TABLE OF CONTENTS**

CHAPTI	ER 1 G	ENERAL	1		
1.1 1.2					
1.3	Quality Grade				
1.4		ences among Subseries Products	4 4		
1.5		Diagram	5		
1.6		onnections (Top View)	6		
1.0	1 111 00	officetions (Top view)	Ū		
CHAPTI	ER 2 PI	IN FUNCTIONS	9		
2.1	Pin Fu	unctions of $\mu$ PD753036	9		
2.2		unctions	14		
	2.2.1	P00-P03 (PORT0), P10-P13 (PORT1)	14		
	2.2.2	P20-P23 (PORT2), P30-P33 (PORT3),			
		P40-P43 (PORT4), P50-P53 (PORT5),			
		P60-P63 (PORT6), P70-P73 (PORT7),			
		P80-P83 (PORT8)	15		
	2.2.3	BP0-BP7	15		
	2.2.4	TI0-TI2	15		
	2.2.5	PTO0-PTO2	15		
	2.2.6	PCL	16		
	2.2.7	BUZ	16		
	2.2.8	SCK, SO/SB0, and SI/SB1	16		
	2.2.9	INT4	16		
	2.2.10	INTO and INT1	16		
	2.2.11	INT2	17		
	2.2.12	KR0-KR3, KR4-KR7	17		
	2.2.13	S12-S23, S24-S31	17		
	2.2.14	COM0-COM3	17		
	2.2.15	VLC0-VLC2	17		
	2.2.16	BIAS	17		
	_	LCDCL	17		
	2.2.18	SYNC	17		
	2.2.19	ANO-AN7	18		
	2.2.20	AVREF	18		
	2.2.21	AVss	18		
	2.2.22	X1 and X2	18		
	2.2.23	XT1 and XT2	18		
	2.2.24	RESET	19		
	2.2.25	MD0-MD3 (μPD75P3036 only)	19		
	2.2.26	IC (μPD753036 only)	19		
	2.2.27	V <sub>PP</sub> (μPD75P3036 only)	19		
	2.2.28	Vpb	19		
	2.2.29	Vss	19		
	2.2.29	V 55	19		

2.3	I/O Circuits of Respective Pins	20
2.4	Processing of Unused Pins	23
CHAPT	ER 3 FEATURES OF ARCHITECTURE AND MEMORY MAP	25
3.1	Bank Configuration of Data Memory and Addressing Mode	25
	3.1.1 Bank configuration of data memory	25
	3.1.2 Addressing mode of data memory	27
3.2	Bank Configuration of General-Purpose Registers	38
3.3	Memory-Mapped I/O	43
CHAPT	ER 4 INTERNAL CPU FUNCTION	51
4.1	Function to Select MkI and MkII Modes	51
	4.1.1 Difference between MkI and MkII modes	51
	4.1.2 Setting stack bank select register (SBS)	52
4.2	Program Counter (PC)	53
4.3	Program Memory (ROM)	54
4.4	Data Memory (RAM)	56
	4.4.1 Configuration of data memory	56
	4.4.2 Specifying bank of data memory	57
4.5	General-Purpose Register	61
4.6	Accumulator	62
4.7	Stack Pointer (SP) and Stack Bank Select Register (SBS)	62
4.8	Program Status Word (PSW)	66
4.9	Bank Select Register (BS)	70
CHAPT	ER 5 PERIPHERAL HARDWARE FUNCTION	71
	Divided I/O David	74
5.1	Digital I/O Port	71
	5.1.1 Types, features, and configurations of digital I/O ports	72
	5.1.2 Setting I/O mode	77
	5.1.3 Digital I/O port manipulation instruction	79
	5.1.4 Operation of digital I/O port	82
	5.1.5 Connecting pull-up resistor	84
	5.1.6 I/O timing of digital I/O port	86
5.2	Clock Generation Circuit	88
	5.2.1 Configuration of clock generation circuit	88
	5.2.2 Function and operation of clock generation circuit	89
	5.2.3 Setting system clock and CPU clock	99
	5.2.4 Clock output circuit	101
5.3	Basic Interval Timer/Watchdog Timer	104
	5.3.1 Configuration of basic interval timer/watchdog timer	104
	5.3.2 Basic interval timer mode register (BTM)	105
	5.3.3 Watchdog timer enable flag (WDTM)	107
	5.3.4 Operation as basic interval timer	107
	5.3.5 Operation as watchdog timer	108
	5.3.6 Other functions	110

5.4	Watch Timer		112
	5.4.1 Configuration of v	watch timer	113
	5.4.2 Watch mode regi	ster	114
5.5	Timer/Event Counter		116
	5.5.1 Configuration of t	imer/event counter	120
	5.5.2 Operation in 8-bit	timer/even counter mode	126
	5.5.3 Operation in PWI	M pulse generator mode (PWM mode)	139
	5.5.4 Operation in 16-b	oit timer/event counter mode	145
	5.5.5 Operation in carri	er generator mode (CG mode)	158
	5.5.6 Notes on using ti	mer/event counter	170
5.6	Serial Interface		177
	5.6.1 Function of serial	interface	177
	5.6.2 Configuration of s	serial interface	178
	5.6.3 Register functions	S	182
	5.6.4 Operation stop m	ode	191
	5.6.5 Operation in 3-lin	e serial I/O mode	193
	5.6.6 Operation in 2-lin	e serial I/O mode	202
	5.6.7 Operation in SBI	mode	209
	5.6.8 Manipulating SCh	C pin output	244
5.7	LCD Controller/Driver		245
	5.7.1 Configuration of I	_CD controller/driver	245
	5.7.2 Function of LCD	controller/driver	247
	5.7.3 Display mode reg	gister (LCDM)	248
	5.7.4 Display control re	egister (LCDC)	250
	5.7.5 Display data men	nory	252
	5.7.6 Common signal a	and segment signal	254
	5.7.7 Supplying LCD d	rive voltages VLC0, VLC1, and VLC2	258
	5.7.8 Display mode		261
5.8	A/D Converter		274
	5.8.1 Configuration of t	he A/D converter	274
	5.8.2 Operation of A/D	converter	277
	5.8.3 Notes on standby	/ mode	280
	5.8.4 Use notes		280
5.9	Bit Sequential Buffer .		282
CHAPTE	R 6 INTERRUPT AND	TEST FUNCTIONS2	283
6.1	_	•	283
6.2	• •		285
6.3	•	•	287
6.4			295
6.5	•	•	296
6.6	•	3	298
6.7	•	•	300
6.8	•	•	302
6.9			302
6.10			310
			310
	6.10.2 Hardware control	ling test function	310

CHAPTE	R 7 ST	ANDBY FUNCTION	315
7.1	Setting	of and Operating Status in Standby Mode	317
7.2	Releas	ing Standby Mode	319
7.3	Operat	ion After Release of Standby Mode	322
7.4	Applica	ation of Standby Mode	322
CHAPTE	R 8 RE	SET FUNCTION	327
CHAPTE	R9 WF	RITING AND VERIFYING PROM (PROGRAM MEMORY)	331
9.1	Operat	ion Mode for Writing/Verifying Program Memory	332
9.2	-	Program Memory	333
9.3	Readin	g Program Memory	334
9.4		e (μPD753036KK-T only)	335
9.5		e on Erasure Window (μPD75P3036KK-T only)	335
9.6	One-tir	ne PROM Screening	335
CHAPTE	R 10 M	IASK OPTION	337
10.1	Pin		337
	10.1.1	Mask option of P40 through P43 and P50 through P53	337
	10.1.2	Mask option of VLC0 through VLC2	337
10.2	Standb	y Function	337
10.3	Subsys	stem Clock Feedback Resistor Mask Options	338
CHAPTE	R 11 IN	STRUCTION SET	339
11.1	Unique	Instructions	339
	11.1.1	GETI instruction	339
	11.1.2	Bit manipulation instruction	340
	11.1.3	String-effect instruction	340
	11.1.4	Base number adjustment instruction	341
	11.1.5	Skip instruction and number of machine cycles required for skipping	342
11.2	Instruc	tion Set and Operation	342
11.3	Op Co	de of Each Instruction	353
11.4	Instruc	tion Function and Application	359
	11.4.1	Transfer instructions	360
	11.4.2	Table reference instruction	367
	11.4.3	Bit transfer instruction	371
	11.4.4	Operation instruction	372
	11.4.5	Accumulator manipulation instruction	379
	11.4.6	Increment/decrement instruction	380
	11.4.7	Compare instruction	381
	11.4.8	Carry flag manipulation instruction	382
	11.4.9	Memory bit manipulation instruction	383
	11.4.10	Branch instruction	386

11.4.12 Interrupt control instruction	395	
11.4.13 Input/output instruction	396	
11.4.14 CPU control instruction	397	
11.4.15 Special instruction	398	
APPENDIX A FUNCTIONS OF $\mu$ PD75336, 753036, AND 75P3036	403	
APPENDIX B DEVELOPMENT TOOLS	405	
APPENDIX C ORDERING MASK ROM	413	
APPENDIX D INSTRUCTION INDEX	415	
D.1 Instruction Index (by function)	415	
D.2 Instruction Index (alphabetical order)	418	
APPENDIX E HARDWARE INDEX	421	
ADDENDIY E DEVISION HISTORY	122	4

#### **LIST OF FIGURES (1/5)**

Figure No.	Title	Page
3-1	Selecting MBE = 0 Mode and MBE = 1 Mode	26
3-2	Configuration of Data Memory and Addressing Ranges of Respective Addressing Modes .	28
3-3	Updating Address of Static RAM	32
3-4	Example of Using Register Banks	39
3-5	Configuration of General-Purpose Registers (in 4-bit processing)	41
3-6	Configuration of General-Purpose Registers (in 8-bit processing)	42
3-7	μPD753036 I/O Map	45
4-1	Format of Stack Bank Select Register	52
4-2	Configuration of Program Counter	53
4-3	Program Memory Map	55
4-4	Data Memory Map	58
4-5	Configuration of Display Data Memory	60
4-6	Configuration of General-Purpose Register	61
4-7	Configuration of Register Pair	61
4-8	Accumulator	62
4-9	Configuration of Stack Pointer and Stack Bank Select Register	63
4-10	Data Saved to Stack Memory (MkI Mode)	64
4-11	Data Restored from Stack Memory (MkI Mode)	64
4-12	Data Saved to Stack Memory (MkII Mode)	65
4-13	Data Restored from Stack Memory (MkII Mode)	65
4-14	Configuration of Program Status Word	66
4-15	Configuration of Bank Select Register	70
5-1	Data Memory Address of Digital Port	71
5-2	Configuration of Ports 0 and 1	73
5-3	Configuration of Ports 3 and 6	74
5-4	Configuration of Ports 2 and 7	74
5-5	Configuration of Ports 4 and 5	75
5-6	Configuration of Ports 8	76
5-7	Format of Each Port Mode Register	78
5-8	Format of Pull-up Resistor Register	85
5-9	I/O Timing of Digital I/O Port	86
5-10	ON Timing of Pull-up Resistor Connected via Software	87
5-11	Block Diagram of Clock Generation Circuit	88

#### LIST OF FIGURES (2/5)

Figure No.	Title	Page
5-12	Format of Processor Clock Control Register	91
5-13	Format of System Clock Control Register	92
5-14	External Circuit of Main System Clock Oscillation Circuit	93
5-15	External Circuit of Subsystem Clock Oscillation Circuit	93
5-16	Incorrect Example of Connecting Resonator	94
5-17	Subsystem Clock Oscillation Circuit	97
5-18	Format of Suboscillation Circuit Control Register (SOS)	98
5-19	Selecting System Clock and CPU Clock	100
5-20	Block Diagram of Clock Output Circuit	101
5-21	Format of Clock Output Mode Register	102
5-22	Application Example of Remote Controller Output	103
5-23	Block Diagram of Basic Interval Timer/Watchdog Timer	104
5-24	Format of Basic Interval Timer Mode Register	106
5-25	Format of Watchdog Timer Enable Flag (WDTM)	107
5-26	Block Diagram of Watch Timer	113
5-27	Format of Watch Mode Register	115
5-28	Block Diagram of Timer/Event Counter (Channel 0)	117
5-29	Block Diagram of Timer/Event Counter (Channel 1)	118
5-30	Block Diagram of Timer/Event Counter (Channel 2)	119
5-31	Format of Timer/Event Counter Mode Register (Channel 0)	121
5-32	Format of Timer/Event Counter Mode Register (Channel 1)	122
5-33	Format of Timer/Event Counter Mode Register (Channel 2)	123
5-34	Format of Timer/Event Counter Output Enable Flag	124
5-35	Format of Timer/Event Counter Control Register	125
5-36	Setting of Timer/Event Counter Mode Register	127
5-37	Setting of Timer/Event Counter Control Register	130
5-38	Setting of Timer/Event Counter Output Enable Flag	130
5-39	Configuration When Timer/Event Counter Operates	133
5-40	Count Operation Timing	133
5-41	Configuration When Event Counter Operates	135
5-42	Timing of Event Counter Operation	135
5-43	Setting of Timer/Event Counter Mode Register	140
5-44	Setting of Timer/Event Counter Control Register	141
5-45	Configuration in PWM Pulse Generator Operation	142
5-46	Timing of PWM Pulse Generator Operation	143

#### LIST OF FIGURES (3/5)

Figure No.	Title	Page
5-47	Setting of Timer/Event Counter Mode Registers	146
5-48	Setting of Timer/Event Counter Control Register	147
5-49	Configuration When Timer/Event Counter Operates	150
5-50	Timing of Count Operation	150
5-51	Configuration When Event Counter Operates	152
5-52	Timing of Event Counter Operation	153
5-53	Setting of Timer/Event Counter Mode Register (n = 1, 2)	159
5-54	Setting of Timer/Event Counter Output Enable Flag	160
5-55	Setting of Timer/Event Counter Control Register	160
5-56	Configuration in Carrier Generator Mode	162
5-57	Timing in Carrier Generator Mode	163
5-58	Example of SBI System Configuration	178
5-59	Block Diagram of Serial Interface	179
5-60	Format of Serial Operation Mode Register (CSIM)	182
5-61	Format of Serial Bus Interface Control Register (SBIC)	183
5-62	Peripheral Circuits of Shift Register	189
5-63	Example of System Configuration in 3-Line Serial I/O Mode	193
5-64	Timing in 3-Line Serial I/O mode	196
5-65	Operations of RELT and CMDT	197
5-66	Transfer Bit Select Circuit	198
5-67	Example of System Configuration in 2-Line Serial I/O Mode	202
5-68	Timing in 2-Line Serial I/O Mode	205
5-69	Operations of RELT and CMDT	206
5-70	Example of SBI System Configuration	210
5-71	SBI Transfer Timing	212
5-72	Bus Release Signal	213
5-73	Command Signal	213
5-74	Address	214
5-75	Selecting Slave by Address	214
5-76	Command	215
5-77	Data	215
5-78	Acknowledge Signal	216
5-79	Busy and Ready Signals	217
5-80	Operations of RELT, CMDT, RELD, and CMDD (master)	223
5-81	Operations of RELT, CMDT, RELD, and CMDD (slave)	223

#### LIST OF FIGURES (4/5)

Figure No.	Title			
5-82	Operation of ACKT	224		
5-83	Operation of ACKE	224		
5-84	Operation of ACKD	226		
5-85	Operation of BSYE	227		
5-86	Pin Configuration	230		
5-87	Address Transmission from Master Device to Slave Device (WUP = 1)	232		
5-88	Command Transmission from Master Device to Slave Device	233		
5-89	Data Transmission from Master Device to Slave Device	234		
5-90	Data Transmission from Slave Device to Master Device	235		
5-91	Example of Serial Bus Configuration	237		
5-92	Transfer Format of READ Command	239		
5-93	Transfer Formats of WRITE and END Commands	240		
5-94	Transfer Format of STOP Command	240		
5-95	Transfer Format of STATUS Command	241		
5-96	Status Format of STATUS Command	241		
5-97	Transfer Format of RESET Command	242		
5-98	Transfer Format of CHGMST Command	242		
5-99	Operations of Master and Slave in Case of Error	243		
5-100	Configuration of SCK/P01 Pin	244		
5-101	Block Diagram of LCD Controller/Driver	246		
5-102	Format of Display Mode Register	248		
5-103	Format of Display Control Register	250		
5-104	Data Memory Map	252		
5-105	Correspondence among Display Data Memory, Command, and Segment	253		
5-106	Common Signal Waveform (Static)	256		
5-107	Common Signal Waveform (1/2 bias)	256		
5-108	Common Signal Waveform (1/3 bias)	256		
5-109	Voltages and Phases of Common and Segment Signals	257		
5-110	Example of Connection of LCD Drive Power Supply (with dividing resistor connected)	259		
5-111	Example of Connection of LCD Drive Power Supply			
	(with external dividing resistor connected)	260		
5-112	Display Pattern and Electrode Connection of Static LCD	261		
5-113	Example of Connecting Static LCD Panel	262		
5-114	Example of Static LCD Drive Waveform	263		
5-115	Display Pattern and Electrode Connection of 2-Time Division LCD	264		
5-116	Example of Connecting 2-Time Division LCD Panel	265		

#### LIST OF FIGURES (5/5)

Figure No.	Title	Page
5-117	Example of 2-Time Division LCD Drive Waveform (1/2 bias)	266
5-118	Display Pattern and Electrode Connection of 3-Time Division LCD	267
5-119	Example of Connecting 3-Time Division LCD Panel	268
5-120	Example of 3-Time Division LCD Drive Waveform (1/2 bias)	269
5-121	Example of 3-Time Division LCD Drive Waveform (1/3 bias)	270
5-122	Display Pattern and Electrode Connection of 4-Time Division LCD	271
5-123	Example of Connecting 4-Time Division LCD Panel	272
5-124	Example of 4-Time Division LCD Drive Waveform (1/3 bias)	273
5-125	Block Diagram of A/D Converter.	275
5-126	Format of A/D Converter Mode Register	276
5-127	Timing Chart of A/D Converter	279
5-128	Relation between Analog Input Voltage and Result of A/D Conversion (ideal case)	280
5-129	Handling of Analog Input Pins	281
5-130	Format of Bit Sequential Buffer	282
6-1	Block Diagram of Interrupt Control Circuit	284
6-2	Interrupt Vector Table	286
6-3	Interrupt Priority Select Register	289
6-4	Configuration of INT0, INT1, and INT4	291
6-5	I/O Timing of Noise Rejection Circuit	292
6-6	Format of Edge Detection Mode Register	293
6-7	Interrupt Service Sequence	295
6-8	Nesting of Interrupt with High Priority	296
6-9	Interrupt Nesting by Changing Interrupt Status Flag	297
6-10	Block Diagram of INT2 and KR0-KR7	312
6-11	Format of INT2 Edge Detection Mode Register (IM2)	313
7-1	Releasing Standby Mode	319
7-2	Wait Time after Releasing STOP Mode	321
8-1	Configuration of Reset Circuit	327
8-2	Reset Operation by RESET Signal	327
B-1	EV-9200GC-80 Package Drawing (reference)	410
B-2	EV-9200GC-80 Recommended Pattern of Mounting Board (reference)	411

#### LIST OF TABLES (1/2)

Table No.	Title	Page
2-1	Pin Functions of Digital I/O Ports	9
2-2	Functions of Pins Other Than Port Pins	12
2-3	Processing of Unused Pins	23
3-1	Addressing Modes	29
3-2	Register Bank Selected by RBE and RBS	38
3-3	Example of Using Different Register Banks for Normal Routine and Interrupt Routine	38
3-4	Addressing Modes Applicable to Peripheral Hardware Unit Manipulation	43
4-1	Differences between MkI and MkII Modes	51
4-2	Stack Area Selected by SBS	62
4-3	PSW Flags Saved/Restored to/from Stack	66
4-4	Carry Flag Manipulation Instruction	67
4-5	Contents of Interrupt Status Flags	68
4-6	RBE, RBS, and Register Bank Selected	70
5-1	Types and Features of Digital Ports	72
5-2	List of I/O Pin Manipulation Instructions	81
5-3	Operation When I/O Port Is Manipulated	83
5-4	Specifying Connection of Pull-up Resistor	84
5-5	Maximum Time Required to Select System Clock and CPU Clock	99
5-6	Operation Modes	116
5-7	Resolution and Longest Set Time	131
5-8	Resolution and Longest Set Time	148
5-9	Selecting Serial Clock and Application (in 3-line serial I/O mode)	197
5-10	Selecting Serial Clock and Application (in 2-line serial I/O mode)	206
5-11	Selecting Serial Clock and Application (in SBI mode)	222
5-12	Signals in SBI Mode	228
5-13	Maximum Number of Pixels	247
5-14	Common Signal	254
5-15	LCD Drive Voltage (Static)	255
5-16	LCD Drive Voltage (1/2 Bias)	255
5-17	LCD Drive Voltage (1/3 Bias)	255

#### LIST OF TABLES (2/2)

Table No.	Title	Page
5-18	Voltage Supplied as LCD Drive Voltage	258
5-19	Select and Non-Select Voltages of S12-S18 Pins (static display example)	261
5-20	Select and Non-Select Voltages of S20-S23 (example of 2-time division display)	264
5-21	Select and Non-Select Voltages of S15-S17 (example of 3-time division display)	267
5-22	Select and Non-Select Voltages of S20 and S21 (example of 4-time division display)	271
5-23	Setting of SCC and PCC	279
6-1	Types of Interrupt Sources	285
6-2	Signals Setting Interrupt Request Flags	288
6-3	IST1 and IST0 and Interrupt Service Status	294
6-4	Identifying Interrupt Sharing Vector Address	298
6-5	Types of Test Sources	310
6-6	Test Request Flag Setting Signals	310
7-1	Operating Status in Standby Mode	317
7-2	Selecting Wait Time by BTM	321
8-1	Status of Each Hardware Unit after Reset	328
9-1	Pins Used to Write or Verify Program Memory	331
9-2	Operation Mode	332
10-1	Selecting Mask Option of Pin	337
11-1	Types of Bit Manipulation Addressing Modes and Specification Range	340

#### **CHAPTER 1 GENERAL**

The  $\mu$ PD753036 and 75P3036 are 4-bit single-chip microcontrollers in the NEC 75XL series, the successor to the 75X series that boasts a wealth of variations. The  $\mu$ PD753036 subseries is a generic name that stands for the  $\mu$ PD753036 and 75P3036.

The  $\mu$ PD753036 is based on the existing  $\mu$ PD75336 but has a higher ROM capacity and more sophisticated CPU functions. It can operate at high speeds at a voltage of as low as 1.8 V. In addition, the  $\mu$ PD753036 is also provided with an LCD controller/driver.

This model is available in a small plastic TQFP ( $12 \times 12$  mm) and is ideal for applications in small settings that use an LCD panel.

The features of the  $\mu$ PD753036 are as follows:

- Low-voltage operation: VDD = 1.8 to 5.5 V
- · Variable instruction execution time useful for high-speed operation and power saving

```
0.95 \mus, 1.91 \mus, 3.81 \mus, 15.3 \mus (at 4.19 MHz) 0.67 \mus, 1.33 \mus, 2.67 \mus, 10.7 \mus (at 6.0 MHz) 122 \mus (at 32.768 kHz)
```

- · Five timer channels
- Programmable LCD controller/driver
- Low-voltage operatable A/D converter (8-bit resolution × 8 channels, successive approximation type)
- Small package (80-pin plastic TQFP (fine-pitch) (12 × 12 mm))

The  $\mu$ PD75P3036 is provided with a one-time PROM or EPROM that can be electrically written and is pincompatible with the  $\mu$ PD753036. This one-time PROM model is convenient for the trial development of an application system or small-scale production of an application system.

#### **Application Fields**

- Transceivers
- CDs
- Rice cookers
- · Home ovens

**Remark** Unless otherwise specified, the  $\mu$ PD753036 is regarded as the representative model. Descriptions throughout this manual correspond to this model.

4

#### 1.1 Functional Outline

#### Functional Outline (1/2)

	Item		Function				
Instruction	on execution	time	• 0.	.95, 1.91, 3.81, 15.3 μs (main system clock: 4.19 MHz)			
		• 0.	.67, 1.33, 2.67, 10.7 $\mu$ s (main system clock: 6.0 MHz)				
			• 12	22 μs (subsystem clock: 32.768 kHz)			
Internal ı	memory	ROM	163	84 × 8 bits			
		RAM	768	× 4 bits			
General-	purpose regi	ster	• W	/hen manipulated in 4-bit units: $8 \times 4$ banks			
			• W	/hen manipulated in 8-bit units: 4 × 4 banks			
I/O port	CMOS inpu	t	8	23 lines can be connected with internal pull-up resistor via software			
	CMOS I/O		20				
	Bit port outp	out	8	Shared with segment pins			
	N-ch open-	drain I/O	8	13 V withstand, internal pull-up resistor can be connected by mask optionNote 1			
	Total		44				
LCD con	troller/driver		• N	umber of segments: 12/16/20 segments (Can also be used as bit port output in 4-bit units, 8 bits MAX.)			
			• Display mode: Static, 1/2 duty (1/2 bias), 1/3 duty (1/2 bias), 1/3 duty (1/3 bias), 1/4 duty (1/3 bias)				
			Divi	ding resistor for driving LCD can be connected by mask option <sup>Note 2</sup>			
Timer			5 channels				
			8-bit timer/event counter: 3 channels (can be used as 16-bit timer/event counter)				
			Basic interval timer/watchdog timer: 1 channel				
			Watch timer: 1 channel				
Serial int	erface		• 3-	line serial I/O mode MSB/LSB first selectable			
			2-line serial I/O mode				
			SBI mode				
A/D conv	verter		8-bit resolution × 8 channels				
Bit seque	ential buffer		16 bits				
Clock ou	tput (PCL)		• Ф	, 524, 262, 65.5 kHz (main system clock: 4.19 MHz)			
			• Ф	, 750, 375, 93.8 kHz (main system clock: 6.0 MHz)			
Buzzer c	utput (BUZ)		• 2	, 4, 32 kHz (main system clock: 4.19 MHz or subsystem clock: 32.768 kHz)			
			• 2.	.86, 5.72, 45.8 kHz (main system clock: 6.0 MHz)			

- **Notes 1.** The N-ch open-drain I/O port pins of the  $\mu$ PD75P3036 are not connected with pull-up resistors by mask option and are always open.
  - 2. The  $\mu$ PD75P3036 is not provided with dividing resistors by mask option.

 $\star$ 

#### Functional Outline (2/2)

Item	Function
Vectored interrupt	External: 3, internal: 5
Test input	External: 1, internal: 1
System clock oscillation	Ceramic/crystal oscillation circuit for main system clock oscillation
circuit	Crystal oscillation circuit for subsystem clock oscillation
Standby function	STOP mode/HALT mode
Supply voltage	V <sub>DD</sub> = 1.8 to 5.5 V
Package	80-pin plastic QFP (14 × 14 mm)
	80-pin plastic TQFP (fine-pitch) (12 × 12 mm)
	• 80-pin ceramic WQFN <sup>Note</sup> (μPD75P3036 only)

Note Under development

#### 1.2 Ordering Information

Part Number	Package	Internal ROM
μPD753036GC-×××-3B9	80-pin plastic QFP (14 $\times$ 14 mm)	Mask ROM
$\mu$ PD753036GK- $\times$ $\times$ -BE9	80-pin plastic TQFP (fine-pitch) (12 $\times$ 12 mm)	Mask ROM
$\mu$ PD75P3036GC-3B9	80-pin plastic QFP (14 $\times$ 14 mm)	One-time PROM
$\mu$ PD75P3036GK-BE9	80-pin plastic TQFP (fine-pitch) $(12 \times 12 \text{ mm})$	One-time PROM
$\mu$ PD75P3036KK-T <sup>Note</sup>	80-pin ceramic WQFN	EPROM

Note Under development

×

#### **★** 1.3 Quality Grade

Part Number	Package	Quality Grade
μPD753036GC-××-3B9	80-pin plastic QFP (14 × 14 mm)	Standard
$\mu$ PD753036GK- $\times$ $\times$ -BE9	80-pin plastic TQFP (fine-pitch) (12 $\times$ 12 mm)	Standard
$\mu$ PD75P3036GC-3B9	80-pin plastic QFP (14 $\times$ 14 mm)	Standard
$\mu$ PD75P3036GK-BE9	80-pin plastic TQFP (fine-pitch) (12 $\times$ 12 mm)	Standard
$\mu$ PD75P3036KK-T <sup>Note</sup>	80-pin ceramic WQFN	Not applicable

Note Under development

Remark ××× indicates a ROM code number.

The  $\mu$ PD75P3036KK-T does not have a reliability level intended for mass production of user systems. Use this model only for evaluation of functions in experiments or trial production of a system.


Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

#### 1.4 Differences among Subseries Products

Item		μPD753036	μPD75P3036
ROM (bytes)		Mask ROM	One-time PROM or EPROM
		• 16384	• 16384
		• 0000H-3FFFH	• 0000H-3FFFH
RAM ( × 4 bits)		768	
Pull-up resistor of ports	s 4 and 5	Mask option	None
Oscillation wait time se	election		
Dividing resistor for LC	D		
Suboscillator feed-back	k resistor selection		
Pin connection	Pin 50	P30/LCDCL	P30/LCDCL/MD0
	Pin 51	P31/SYNC	P31/SYNC/MD1
	Pin 52	P32	P32/MD2
	Pin 53	P33	P33/MD3
	Pin 69	IC	VPP
Others		Noise immunity and noise radiation differ because circuit scale and mask layout differ.	

Caution The noise immunity and noise radiation of the PROM model differ from those of the mask ROM model. If you replace the PROM model with the mask ROM model in the course of moving from trial production to mass production, you should perform a through evaluation by using the CS model (not ES model) of the mask ROM model.


#### 1.5 Block Diagram



**Note** μPD75P3036

#### 1.6 Pin Connections (Top View)

- 80-pin plastic QFP (14 × 14 mm)
   μPD753036GC-×××-3B9, μPD75P3036GC-3B9
- 80-pin plastic TQFP (fine pitch) (12  $\times$  12 mm)  $\mu$ PD753036GK- $\times$  $\times$ -BE9,  $\mu$ PD75P3036GK-BE9
- 80-pin ceramic WQFN
   μPD75P3036KK-T<sup>Note 1</sup>



Notes 1. Under development

2. Directly connect the IC (Internally Connected) pin to  $V_{\text{DD}}$ .

**Remark** ( ):  $\mu$ PD75P3036

#### **CHAPTER 1 GENERAL**

P00-P03 : Port 0 BIAS : LCD Power Supply Bias Control

P10-P13 : Port 1 LCDCL : LCD Clock

P20-P23 : Port 2 SYNC : LCD Synchronization P30-P33 : Port 3 TI0-TI2 : Timer Input 0-2

P40-P43 : Port 4 PT00-PT02 : Programmable Timer Output 0-2

P50-P53 : Port 5 BUZ : Buzzer Clock

P60-P63 : Port 6 PCL : Programmable Clock P70-P73 : Port 7 **AV**REF : Analog Reference P80-P83 : Port 8 **AV**ss : Analog Ground : Bit Port 0-7 BP0-BP7 AN0-AN7 : Analog Input 0-7

KR0-KR7 : Key Return 0-7 INT0, INT1, INT4: External Vectored Interrupt 0, 1, 4

SCK : Serial Clock INT2 : External Test Input 2

SI : Serial Input X1, X2 : Main System Clock Oscillation 1, 2 SO : Serial Output X1, X72 : Subsystem Clock Oscillation 1, 2

SB0, SB1 : Serial Bus 0, 1  $V_{DD}$  : Positive Power Supply

RESET : Reset Input Vss : Ground

S12-S31 : Segment Output 12-31 IC : Internally Connected COM0-COM3 : Common Output 0-3 MD0-MD3 : Mode Selection 0-3

VLC0-VLC2 : LCD Power Supply 0-2 VPP : Programming/Verifying Power Supply

### [MEMO]

#### **CHAPTER 2 PIN FUNCTIONS**

#### 2.1 Pin Functions of $\mu$ PD753036

Table 2-1 Pin Functions of Digital I/O Ports (1/2)

Pin Name	I/O	Shared with	Function	8-bit I/O	At Reset	I/O Circuit Type <sup>Note</sup> 1
P00	Input	INT4	4-bit input port (PORT0).	×	Input	B
P01	I/O	SCK	P01-P03 can be connected with internal pull-up resistors			€- A
P02	I/O	SO/SB0	in 3-bit units via software.			€- B
P03	I/O	SI/SB1				M- C
P10	Input	INT0	4-bit input port (PORT1).	×	Input	B- C
P11		INT1	Can be connected with internal pull-up resistors in 4-bit			
P12		INT2	units via software.			
P13		TIO	Only P10/INT0 is provided with noise rejection function.			
P20	I/O	PTO0	4-bit I/O port (PORT2).	×	Input	E-B
P21		PTO1	Can be connected with internal pull-up resistors in 4-bit			
P22		PCL/PTO2	units via software.			
P23		BUZ				
P30Note 2	I/O	LCDCL (/MD0)Note 4	Programmable 4-bit I/O port (PORT3).	×	Input	E-B
P31Note 2		SYNC(/MD1)Note 4	Can be set in input or output mode in 1-bit units.			
P32Note 2		(MD2)Note 4	Can be connected with internal pull-up resistors in 4-bit			
P33Note 2		(MD3)Note 4	units via software.			
P40-	I/O	_	N-ch open-drain 4-bit I/O port (PORT4).	0	High level	M-D
P43Note 2, 3			Can be connected with internal pull-up resistors in 1-bit		(When con-	(M-A)Note 4
			units (mask option).Note 5		nected with	
			At open drain: 13 V		pull-up resis-	
					tors) or high	
					impedance	

Notes 1. O indicates Schmitt trigger input.

- 2. These pins can directly drive an LED.
- 3. The low-level input leakage current increases when these pins are not connected with pull-up resistors by mask option (when they are used as N-ch open-drain input port pins), or when an input or bit manipulation instruction is executed.
- **4.** ( ): μPD75P3036
- 5. The  $\mu$ PD75P3036 does not have pull-up resistors by mask option, and these pins are always open.

4

Table 2-1 Pin Functions of Digital I/O Ports (2/2)

Pin Name	I/O	Shared with	Function	8-bit I/O	At Reset	I/O Circuit Type <sup>Note 1</sup>
P50-	I/O	_	N-ch open-drain 4-bit I/O port (PORT5).	0	High level	M-D
P53Note 2, 3			Can be connected with pull-up resistors in 1-bit units		(when con-	(M-A)Note 5
			(mask option).Note 4		nected with	
			At open drain: 13 V		pull-up resis-	
					tors) or high	
					impedance	
P60	I/O	KR0	Programmable 4-bit I/O port (PORT6).	0	Input	€- A
P61		KR1	Can be set in input or output mode in 1-bit units.			
P62		KR2	Can be connected with internal pull-up resistors in 4-bit			
P63		KR3	units via software.			
P70	I/O	KR4	4-bit I/O port (PORT7).		Input	€- A
P71		KR5	Can be connected with internal pull-up resistors in 4-bit			
P72		KR6	units via software.			
P73		KR7				
P80	I/O	TI1	4-bit I/O port (PORT8).	×	Input	<b>Ē</b> - E
P81		TI2	Can be connected with internal pull-up resistor in 4-bit			
P82		AN6	units via software.			Y - B
P83		AN7				
BP0	Output	S24	1-bit output port (BIT PORT).	×	Note 6	H-A
BP1		S25	Shared with segment output pin.			
BP2		S26				
BP3		S27				
BP4	Output	S28				
BP5		S29				
BP6		S30				
BP7		S31				

Notes 1. Oindicates Schmitt trigger input.

- 2. These pins can directly drive an LED.
- 3. The low-level input leakage current increases when these pins are not connected with pull-up resistors by mask option (when they are used as N-ch open-drain input port pins), or when an input or bit manipulation instruction is executed.
- **4.** The  $\mu$ PD75P3036 does not have pull-up resistors by mask option, and these pins are always open.
- **5.** ( ): μPD75P3036
- **6.** BP0 through BP7 select V<sub>LC1</sub> as input source. However, the output level varies depending on the external circuits of BP0 through BP7.

\*

**Example** Because BP0 through BP7 are mutually connected internally, the output levels of these pins differ depending on resistances  $R_1$ ,  $R_2$ , and  $R_3$ .




Table 2-2 Functions of Pins Other Than Port Pins (1/2)

Pin Name	I/O	Shared with	Function		At Reset	I/O Circuit Type <sup>Note 1</sup>
TI0	Input	P13	External event pulse input to timer/e	event counter.	Input	B- C
TI1		P80				<b>€</b> - E
TI2		P81				
PTO0	Output	P20	Timer/event counter output.		Input	E-B
PTO1		P21				
PTO2		P22/PCL				
PCL		P22/PTO2	Clock output.			
BUZ		P23	Outputs any frequency (for buzzer of trimming).	or system clock		
SCK	I/O	P01	Serial clock I/O.		Input	⊕- A
SO/SB0		P02	Serial data output.			(Ē- В
			Serial data bus I/O.			
SI/SB1		P03	Serial data input.			M- C
			Serial data bus I/O.	Serial data bus I/O.		
INT4	Input	P00	Edge-detected vectored interrupt inp	out (both rising and	Input	B
			falling edges are valid).	falling edges are valid).		
INT0	Input	P10	Edge-detected vectored interrupt	Clocked/asynchronous	Input	B- C
			input	selectable		
INT1		P11	(edge to be detected is selectable)	Asynchronous		
INT2	Input	P12	Rising edge-detected testable input	Asynchronous	Input	B- C
KR0-KR3	Input	P60-P63	Parallel falling edge-detected testab	le input.	Input	<b>⊕</b> - A
KR4-KR7	Input	P70-P73	Parallel falling edge-detected testab	le input.	Input	€- A
S12-S23	Output	_	Segment signal output.		Note 2	G-A
S24-S31	Output	BP0-BP7	Segment signal output.		Note 2	H-A
СОМ0-СОМ3	Output	_	Common signal output.	Note 2	G-B	
VLC0-VLC2	_	_	LCD driving power supply.		_	_
			Dividing resistor can be connected (	(by mask option).Note 3		
BIAS	Output	_	Output for cutting external dividing r	Note 4	_	
LCDCLNote 5	Input	P30 (/MD0) <sup>Note 6</sup>	Clock output for driving external exp	ansion driver.	Input	E-B
SYNC <sup>Note 5</sup>	Input	P31 (/MD1) <sup>Note 6</sup>	Clock output for synchronizing exter	nal expansion driver.	Input	E-B

Notes 1.  $\bigcirc$  indicates Schmitt trigger input.

2. Each display output selects the following VLCX as an input source:

S12-S31: VLC1, COM0-COM2: VLC2, COM3: VLC0

3. The  $\mu$ PD75P3036 does not have dividing resistors by mask option.

**4.** When dividing resistor is connected : low level

When dividing resistor is not connected : high impedance

- 5. These pins are provided for future system expansion. At present, they are only used as P30 and P31.
- **6.** ( ):  $\mu$ PD75P3036

Table 2-2 Functions of Pins Other Than Port Pins (2/2)

Pin Name	I/O	Shared with	Function	At Reset	I/O Circuit Type <sup>Note</sup>
AN0-5	Input	_	Analog signal input for A/D converter	Input	Υ
AN6		P82			Y-B
AN7		P83			
AVREF	_	_	AD converter reference voltage	_	Z
AVss	_	_	AD converter reference GND potential	_	Z
X1, X2	Input	_	Connect crystal/ceramic oscillator for main system clock	_	_
			oscillation. Input external clock to X1 and its opposite phase to X2.		
XT1, XT2	Input	_	Connect crystal oscillator for subsystem clock oscillation.	_	_
			Input external clock to XT1 and its opposite phase to XT2.		
			XT1 can be used as 1-bit input (test) pin.		
RESET	Input	_	System reset input (low-level active).	_	B
MD0-MD3	I/O	P30-P33	Provided to $\mu$ PD75P3036 only.	Input	E-B
			Select program memory (PROM) write/verify modes.		
IC	_	_	Internally connected. Directly connect this pin to V <sub>DD</sub> .	_	_
VPP	_	_	Provided to $\mu$ PD75P3036 only.	_	_
			Supplies program voltage for wiring/verifying program		
			memory (PROM).		
			In usual operation, directly connect this pin to VDD.		
			Apply +12.5 V to this pin when writing or verifying program		
			memory.		
V <sub>DD</sub>	_	_	Positive power supply	_	_
Vss	_	_	Ground potential	_	_

 $\textbf{Note} \quad \bigcirc \text{ indicates Schmitt trigger input.}$ 

\*

#### 2.2 Pin Functions

## 2.2.1 P00-P03 (PORT0) ... input shared with INT4, SCK, SO/SB0, and SI/SB1 P10-P13 (PORT1) ... input shared with INT0, 1, INT2, and TI0

4-bit input port: These pins are the input pins of ports 0 and 1, respectively.

Ports 0 and 1 also have the following functions, in addition to the input port function:

• Port 0 : Vectored interrupt input (INT4)

Serial interface I/Os (SCK, SO/SB0, SI/SB1)

• Port 1: Vectored interrupt inputs (INT0, INT1)

Edge detection test input (INT2)

External event pulse input to timer/event counter (TI0)

The status of each pin of ports 0 and 1 can be always input regardless of the operation of the shared pins.

The P00/INT4, P01/SCK, P02/SO/SB0, and P03/SI/SB1 input pins of port 0, and each pin of port 1 are Schmitt trigger input pins to prevent malfunctioning due to noise. In addition, the P10 pin is provided with a noise rejecter circuit (for details, refer to **6.3 (3) Hardware of INT0, INT1, and INT4**).

Port 0 can be connected with pull-up resistors in 3-bit units (P01-P03) via software. Port 1 can be connected with pull-up resistors in 4-bit units (P10-P13). Whether the pull-up resistors are connected or not is specified by using pull-up resistor specification register group A.

When the RESET signal is asserted, all the pins are set in the input mode.

#### 2.2.2 P20-P23 (PORT2) ... I/O shared by PTO0, PTO1, PTO2/PCL, and BUZ

P30-P33 (PORT3) ... I/O shared by LCDCL and SYNC

P40-P43 (PORT4),

P50-P53 (PORT5) ... N-ch open-drain, medium-voltage (13 V), high-current output

P60-P63 (PORT6),

P70-P73 (PORT7) ... I/O shared by KR0-KR3, KR4-KR7

P80-P83 (PORT8) ... I/O shared by TI1, TI2, AN6, AN7

4-bit I/O ports with output latch: I/O pins of ports 2 through 8

In addition to the I/O port function, port n (n = 2, 3, 6, 7, or 8) has the following functions:

Port 2 : Timer/event counter outputs (PTO0-PTO2)

Clock output (PCL)

Any frequency output (BUZ)

Port 3 : Clock for driving external expansion LCD driver (LCDCL)

Clock for synchronizing external expansion LCD driver (SYNC)

Ports 6, 7: Key interrupt inputs (KR0-KR3, KR4-KR7)

Port 8 : External event pulse input for timer/event counter (TI1, TI2)

Analog signal input for A/D converter (AN6, AN7)

Port 3 can output a high current, and therefore can directly drive an LED.

Ports 4 and 5 are N-ch open-drain, medium-voltage (13 V) ports and can output a high current to directly drive an LED.

These ports are set in input or output mode by using a port mode register. Ports 2, 4, 5, and 7 can be set in input or output mode in 4-bit units. Ports 3 and 6 can be set in input or output mode in 1-bit units.

Ports 2, 3, 6, 7, and 8 can be connected with a pull-up resistor in 4-bit units via software, by manipulating a pull-up resistor specification register (POGA, POGB). Ports 4 and 5 of the  $\mu$ PD753036 can be connected with a pull-up resistor in 1-bit units by mask option. However, the corresponding ports of the  $\mu$ PD75P3036 cannot be connected with a pull-up resistor by mask option and are always open.

Ports 4 and 5, and 6 and 7 can be set in input or output mode in pairs in 8-bit units. When the  $\overline{\text{RESET}}$  signal is asserted, ports 2, 3, 6, 7 and 8 are set in input mode (output high impedance), and ports 4 and 5 are set at high-level (when the pull-up resistor is connected) or high-impedance state.

#### 2.2.3 BP0-BP7 ... outputs shared with LCD controller/driver segment signal (S24-S31)

1-bit output port with output latch: Outputs pins of bit ports 0 through 7. These pins are shared with the segment signal output pins (S24-S31) of the LCD controller/driver.

#### 2.2.4 TI0-TI2 ... inputs shared with port 1, 8

These are the external pulse event input pins of programmable timers/event counters 0 through 2.

TI0 through TI2 are Schmitt trigger input pins.

# 2.2.5 PTO0-PTO2 ... outputs shared with port 2

These are the output pins of programmable timers/event counters 0 through 2, and output square wave pulses. To output the signal of a programmable timer/event counter, clear the output latch of the corresponding pin of port 2 to "0". Then, set the bit corresponding to port 2 of the port mode register to "1" to set the output mode.

The outputs of these pins are cleared to "0" by the timer start instruction.

#### 2.2.6 PCL ... output shared with port 2

This is a programmable clock output pin and is used to supply the clock to a peripheral LSI (such as a slave microcontroller). When the RESET signal is asserted, the contents of the clock mode register (CLOM) are cleared to "0", disabling the output of the clock. In this case, the PCL pin can be used as an ordinary port pin.

#### 2.2.7 BUZ ... output shared with port 2

This is a frequency output pin and is used to issue a buzzer sound or trim the system clock frequency by outputting a specified frequency (2, 4, or 32 kHz). This pin is shared with the P23 pin and is valid only when the bit 7 (WM7) of the watch mode register (WM) is set to "1".

When the RESET signal is asserted, WM7 is cleared to 0, so that the BUZ pin is used as an ordinary port pin.

#### 2.2.8 SCK, SO/SB0, and SI/SB1 ... 3-state I/Os shared with port 0

These are <u>serial interface I/O</u> pins and operate according to the setting of the serial operation mode register (CSIM). When the <u>RESET</u> signal is asserted, the serial interface operation is stopped, and these pins served as input port pins.

All these pins are Schmitt trigger input pins.

#### 2.2.9 INT4 ... input shared with port 0

This is an external vectored interrupt input pin and becomes active at both the rising and falling edges. The interrupt request flag is set whenever there is a positive or negative transition of the signal input to this pin.

INT4 is an asynchronous input pin and the interrupt is acknowledged whenever a high- or low-level signal is input to this pin for a fixed time, regardless of the operating clock of the CPU.

INT4 can also be used to release the STOP and HALT modes. This pin is a Schmitt trigger input pin.

#### 2.2.10 INTO and INT1 ... inputs shared with port 1

These pins input vectored interrupt signals that are detected by the edge. INTO has a noise rejection function. The edge to be detected can be specified by using the edge detection mode registers (IMO and IM1).

#### (1) INTO (bits 0 and 1 of IMO)

- (a) Active at rising edge
- (b) Active at falling edge
- (c) Active at both rising and falling edges
- (d) External interrupt signal input disabled

#### (2) INT1 (bit 0 of IM1)

- (a) Active at rising edge
- (b) Active at falling edge

INTO has a noise rejection function and the sampling clock that rejects noise can be changed in two steps.

The width of the signal that is acknowledged differs depending on the CPU operating clock.

INT1 is an asynchronous input pin. The signal input to this pin is acknowledged as long as the signal has a specific high-level width, regardless of the operating clock of the CPU.

When the RESET signal is asserted, IM0 and IM1 are cleared to "0", and the rising edge is selected as the active edge.

Both INT0 and INT1 can be used to release the STOP and HALT modes. However, when the noise rejection circuit is selected. INT0 cannot be used to release the STOP and HALT modes.

INTO and INT1 are Schmitt trigger input pins.

#### 2.2.11 INT2 ... input shared with port 1

This pin inputs an external test signal that is active at the rising edges. When INT2 is selected by the edge detection mode register (IM2), and when the signal input to this pin goes high, an internal test flag (IRQ2) is set.

INT2 is an asynchronous input. The signal input to this pin is acknowledged as long as it has a specific high-level width, regardless of the operating clock of the CPU.

When the RESET signal is asserted, the contents of IM2 are cleared to "0", and the test flag (IRQ2) is set at the rising edge of the INT2 pin.

INT2 can be used to release the STOP and HALT modes. It is a Schmitt trigger input pin.

#### 2.2.12 KR0-KR3 ... inputs shared with port 6

#### KR4-KR7 ... inputs shared with port 7

These are key interrupt input pins. KR0 through KR7 are parallel falling edge-detected interrupt input pins.

The interrupt format can be specified by using the edge detection mode register (IM2).

When the RESET signal is asserted, these pins serve as port 6 and 7 pins and set in input mode.

#### 2.2.13 S12-S23 ... outputs

#### S24-S31 ... outputs shared with bit ports 0-7

These are segment signal output pins that can directly drive the segment pins (front panel electrodes) of an LCD. They can either perform static and 2- or 3-time division drive of the 1/2 bias method or 3- or 4-time division drive of the 1/3 bias method.

S12 through 23 are shared with the segment output pins. S24 through 31 are shared with the output pins of bit ports 0 through 7. The modes of these pins can be selected by using the display mode register (LCDM).

#### 2.2.14 COM0-COM3 ... outputs

These are common signal output pins that can directly drive the common pins (rear panel electrodes) of an LCD. They output common signals at static (COM0, 1, 2, and 3 outputs), 2-time division drive by the 1/2 bias method (COM0 and 1 outputs) or 3-time division drive (COM0, 1, and 2 outputs), or 3-time division drive by the 1/3 bias method (COM0, 1, and 2 outputs) or 4-time division drive (COM0, 1, 2, and 3 outputs).

#### 2.2.15 VLC0-VLC2

These are power supply pins to drive an LCD. With the  $\mu$ PD753036, dividing resistor can be internally connected to the V<sub>LC0</sub> through V<sub>LC2</sub> pins by mask option, so that power to drive the LCD in accordance with each bias method can be supplied without an external resistor. However, the  $\mu$ PD75P3036 has no mask option, and does not have dividing resistors.

## 2.2.16 BIAS

This is an output pin for dividing resistor cutting. It is connected to the VLCO pin to supply various types of LCD driving voltages and is used to change a resistance division ratio, connect an external resistor along with the VCLO through VCL2 pins and Vss pin, and fine-tune supply voltage driving the LCD.

#### 2.2.17 LCDCL

This is a clock output pin for driving an external LCD expansion driver.

# 2.2.18 SYNC

This is a clock output pin to synchronize an external LCD expansion driver.

#### 2.2.19 ANO-AN5,

# AN6, AN7 ··· inputs shared with port 8

These are eight analog signal input pins for the A/D converter.

#### 2.2.20 AVREF

This pin supplies a reference voltage to the A/D converter.

#### 2.2.21 AVss


This is a GND pin of the A/D converter. Always keep this pin at the same potential as Vss.

#### 2.2.22 X1 and X2


These pins connect a crystal/ceramic oscillator for main system clock oscillation.

An external clock can also be input to these pins, in which case the external clock is input to the X1 pin and the complement of the clock is input to the XT2 pin.

#### (a) Ceramic/crystal oscillation



### (b) External clock




#### 2.2.23 XT1 and XT2


These pins are used to connect a crystal oscillator for subsystem clock oscillation.

An external clock can also be input to the XT1 pin, in which case the XT2 pin is opened.

# (a) Crystal oscillation



# (b) External clock★



Remark Refer to 5.2.2 (6) Suboscillation circuit control register (SOS) when the subsystem clock is not used.

#### 2.2.24 RESET

This pin inputs a low-active reset signal.

The RESET signal is an asynchronous input signal and is asserted when a signal with a specific low-level width is input to this pin regardless of the operating clock. The RESET signal takes precedence over all the other operations.

This pin can not only be used to initialize and start the CPU, but also to release the STOP and HALT modes.

The RESET pin is a Schmitt trigger input pin.

#### 2.2.25 MD0-MD3 (μPD75P3036 only)


These pins are only provided on the  $\mu$ PD75P3036, and are used to select a mode when the program memory (one-time PROM or EPROM) is written or verified.

# 2.2.26 IC (μPD753036 only)

The IC (Internally Connected) pin sets a test mode in which the  $\mu$ PD753036 is tested before shipment. Usually, you should directly connect the IC pin to the V<sub>DD</sub> pin with as short a wiring length as possible.

If a voltage difference is generated between the IC and V<sub>DD</sub> pins because the wiring length between the IC and V<sub>DD</sub> pins is too long, or because an external noise is superimposed on the IC pin, your program may not be correctly executed.

• Directly connect the IC pin to the VDD pin.



#### 2.2.27 VPP (μPD75P3036 only)

This pin inputs a program voltage when the program memory (one-time PROM or EPROM) is written or verified. Usually, you should directly connect this pin to the VDD (refer to the figure above). Apply 12.5 V to this pin when writing to or verifying the PROM.

## 2.2.28 VDD


Positive power supply pin.


#### 2.2.29 Vss


GND.

# 2.3 I/O Circuits of Respective Pins

The following diagrams show the I/O circuits of the respective pins of the  $\mu$ PD753036. Note that in these diagrams the I/O circuits have been slightly simplified.







# 2.4 Processing of Unused Pins

Table 2-3 Processing of Unused Pins

Pin	Recommended Connection
P00/INT4	Connected to Vss
P01/SCK	Connected to Vss or VDD
P02/SO/SB0	
P03/SI/SB1	
P10/INT0, P11/INT1	Connected to Vss
P12/INT2	
P13/TI0	
P20/PTO0	Input: Individually connected to
P21/PTO1	Vss or VDD via resistor
P22/PTO2/PCL	Output : Open
P23/BUZ	
P30/LCDCL (/MD0)Note 1	
P31/SYNC (/MD1)Note 1	
P32 (/MD2) <sup>Note 1</sup>	
P33 (/MD3) <sup>Note 1</sup>	
P40-P43	
P50-P53	
P60/KR0-P63/KR3	
P70/KR4-P73/KR7	
P80/TI1, P81/TI2	
P82/AN6, P83/AN7	
S12-S23	Open
S24/BP0-S31/BP7	
СОМ0-СОМ3	
VLC0-VLC2	Connected to Vss
BIAS	Connected to Vss only when all VLco-VLc2 are not used. Otherwise, open
XT1Note 2	Connected to Vss or VDD
XT2Note 2	Open
AN0-AN5	Connected to Vss or VDD
IC (V <sub>PP</sub> )Note 1	Directly connect to VDD

Notes 1. ( ):  $\mu$ PD75P3036 only

2. When not using the subsystem clock, select SOS.0 = 1 (internal feedback resistor not used).

 $\star$ 

[MEMO]

#### CHAPTER 3 FEATURES OF ARCHITECTURE AND MEMORY MAP

The 75XL architecture employed for the  $\mu$ PD753036 has the following features:

- Internal RAM: 4K words × 4 bits MAX. (12-bit address)
- · Expansibility of peripheral hardware

To realize these superb features, the following techniques have been employed:

- (1) Bank configuration of data memory
- (2) Bank configuration of general-purpose registers
- (3) Memory mapped I/O

This chapter describes each of these features.

#### 3.1 Bank Configuration of Data Memory and Addressing Mode

#### 3.1.1 Bank configuration of data memory

The  $\mu$ PD753036 is provided with a static RAM at the addresses 000H through 2FFH of the data memory space, of which a 20 × 4 bit area of addresses 1ECH through 1FFH can also be used as display data memory. Peripheral hardware units (such as I/O ports and timers) are allocated to addresses F80H through FFFH.

The  $\mu$ PD753036 employs a memory bank configuration that directly or indirectly specifies the lower 8 bits of an address by an instruction and the higher 4 bits of the address by a memory bank, to address the data memory space of 12-bit address (4K words  $\times$  4 bits).

To specify a memory bank (MB), the following hardware units are provided:

- · Memory bank enable flag (MBE)
- Memory bank select register (MBS)

MBS is a register that selects a memory bank. Memory banks 0 through 2 and 15 can be set. MBE is a flag that enables or disables the memory bank selected by MBS. When MBE is 0, the specified memory bank (MB) is fixed, regardless of MBS, as shown in Fig. 3-1. When MBE is 1, however, a memory bank is selected according to the setting of MBS, so that the data memory space can be expanded.

To address the data memory space, MBE is usually set to 1 and the data memory of the memory bank specified by MBS is manipulated. By selecting a mode of MBE = 0 or a mode of MBE = 1 for each processing of the program, programming can be efficiently carried out.

	Adapted Program Processing	Effect
MBE = 0 mode	Interrupt service	Saving/restoring MBS unnecessary
	Processing repeating internal hardware manipulation and stack RAM manipulation	Changing MBS unnecessary
	Subroutine processing	Saving/restoring MBS unnecessary
MBE = 1 mode	Normal program processing	

<Main program> SET 1 MBE→ <Subroutine> MBE **CLR1 MBE** = 1 MBE = 0CLR 1 MBE→ MBE Internal hardware RET (Interrupt service) and static RAM = 0manipulation MBE = 0 by vector table SET 1 MBErepeated. MBE = 0MBE = 1 RETI

Fig. 3-1 Selecting MBE = 0 Mode and MBE = 1 Mode

**Remark** Solid line: MBE = 1, dotted line: MBE = 0

Because MBE is automatically saved or restored during subroutine processing, it can be changed even while subroutine processing is being executed. MBE can also be saved or restored automatically during interrupt service, so that MBE during interrupt service can be specified as soon as the interrupt service is started, by setting the interrupt vector table. This feature is useful for high-speed interrupt service.

To change MBS by using subroutine processing or interrupt service, save or restore it to stack by using the PUSH or POP instruction.

MBE is set by using the SET1 or CLR1 instruction. Use the SEL instruction to set MBS.

**Examples 1.** To clear MBE and fix memory bank

CLR1 MBE ; MBE  $\leftarrow$  0

2. To select memory bank 1

SET1 MBE ; MBE  $\leftarrow$  1 SEL MB1 ; MBS  $\leftarrow$  1

#### 3.1.2 Addressing mode of data memory

The 75XL architecture employed for the  $\mu$ PD753036 provides the seven types of addressing modes as shown in Table 3-1. This means that the data memory space can be efficiently addressed by the bit length of the data to be processed and that programming can be carried out efficiently.

#### (1) 1-bit direct addressing (mem.bit)

This mode is used to directly address each bit of the entire data memory space by using the operand of an instruction.

The memory bank (MB) to be specified is fixed to 0 in the mode of MBE = 0 if the address specified by the operand ranges from 00H to 7FH, and to 15 if the address specified by the operand is 80H to FFH. In the mode of MBE = 0, therefore, both the data area of addresses 000H through 07FH and the peripheral hardware area of F80H through FFFH can be addressed.

In the mode of MBE = 1, MB = MBS; therefore, the entire data memory space can be addressed.


This addressing mode can be used with four instructions: bit set and the two reset (SET1 and CLR1) instructions, and the two bit test instructions (SKT and SKF).

```
Example To set FLAG1, reset FLAG2, and test whether FLAG3 is 0
```

FLAG1 EQU 03FH.1 ; Bit 1 of address 3FH FLAG2 EQU 087H.2 ; Bit 2 of address 87H FLAG3 EQU 0A7H.0 ; Bit 0 of address A7H

SET1 MBE ; MBE  $\leftarrow$ SEL MBO ; MBS  $\leftarrow$ SET1 FLAG1 ; FLAG1  $\leftarrow$ CLR1 FLAG2 ; FLAG2  $\leftarrow$ SKF FLAG3 ; FLAG3 = 0?

Fig. 3-2 Configuration of Data Memory and Addressing Ranges of Respective Addressing Modes



Remark -: don't care

Table 3-1 Addressing Modes

Addressing Mode	Representation	Specified Address
1-bit direct addressing	mem.bit	Bit specified by bit of address specified by MB and mem
		When MBE = 0
		When mem = 00H-7FH : MB = 0
		When mem = 80H-FFH : MB = 15
		• When MBE = 1 : MB = MBS
4-bit direct addressing	mem	Address specified by MB and mem.
		• When MBE = 0
		When mem = 00H-7FH : MB = 0
		When mem = 80H-FFH : MB = 15
		• When MBE = 1 : MB = MBS
8-bit direct addressing		Address specified by MB and mem (mem is even address)
		When MBE = 0
		When mem = 00H-7FH : MB = 0
		When mem = 80H-FFH : MB = 15
		• When MBE = 1 : MB = MBS
4-bit register indirect	@HL	Address specified by MB and HL.
addressing		Where, MB = MBE · MBS
	@HL+	Address specified by MB and HL. However, MB = MBE · MBS.
	@HL-	HL+ automatically increments L register after addressing.
		HL- automatically decrements L register after addressing.
	@DE	Address specified by DE in memory bank 0
	@DL	Address specified by DL in memory bank 0
8-bit register indirect	@HL	Address specified by MB and HL (contents of L register are even
addressing		number)
		Where, MB = MBE · MBS
Bit manipulation	fmem.bit	Bit specified by bit at address specified by fmem
addressing		fmem = FB0H-FBFH (interrupt-related hardware)
		FF0H-FFFH (I/O port)
	pmem.@L	Bit specified by lower 2 bits of L register at address specified by
		higher 10 bits of pmem and lower 2 bits of L register.
		Where, pmem = FC0H-FFFH
	@H+mem.bit	Bit specified by bit at address specified by MB, H, and lower 4 bits
		of mem.
		Where, MB = MBE · MBS
Stack addressing	_	Address specified by SP in memory bank 0 to 2 selected by SBS

#### (2) 4-bit direct addressing (mem)

This addressing mode is used to directly address the entire memory space in 4-bit units by using the operand of an instruction.

Like the 1-bit direct addressing mode, the area that can be addressed is fixed to the data area of addresses 000H through 07FH and the peripheral hardware area of F80H through FFFH in the mode of MBE = 0. In the mode of MBE = 0, MB = MBS, and the entire data memory space can be addressed.

This addressing mode is applicable to the MOV, XCH, INCS, IN, and OUT instructions.

Caution If data related to I/O ports is stored to the static RAM in bank 1 as shown in Example 1 below, the program efficiency is degraded. To program without changing MBS as shown in Example 2, store the data related to I/O ports to the addresses 00H through 7FH of bank 0.

# **Examples 1.** To output data of "BUFF" to port 5

```
BUFF EQU 11AH ; "BUFF" is at address 11AH SET1 MBE ; MBE \leftarrow 1 SEL MB1 ; MBS \leftarrow 1 MOV A, BUFF ; A \leftarrow (BUFF) SEL MB15 ; MBS \leftarrow 15 OUT PORT5, A : PORT5 \leftarrow A
```

2. To input data from port 4 and store it to "DATA1"

```
DATA1 EQU 5FH ; Stores "DATA1" to address 5FH CLR1 MBE ; MBE \leftarrow 0 IN A, PORT4 ; A \leftarrow PORT4 MOV DATA1, A ; (DATA1) \leftarrow A
```

#### (3) 8-bit direct addressing (mem)

This addressing mode is used to directly address the entire data memory space in 8-bit units by using the operand of an instruction.

The address that can be specified by the operand is an even address. The 4-bit data of the address specified by the operand and the 4-bit data of the the address higher than the specified address are used in pairs and processed in 8-bit units by the 8-bit accumulator (XA register pair).

The memory bank that is addressed is the same as that addressed in the 4-bit direct addressing mode.

This addressing mode is applicable to the MOV, XCH, IN, and OUT instructions.

#### Examples 1. To transfer the 8-bit data of ports 4 and 5 to addresses 20H and 21H

```
DATA EQU 020H 
CLR1 MBE ; MBE \leftarrow 0 
IN XA, PORT4 ; X \leftarrow port 5, A \leftarrow port 4 
MOV DATA, XA ; (21H) \leftarrow X, (20H) \leftarrow A
```

2. To load the 8-bit data input to the shift register (SIO) of the serial interface and, at the same time, set transfer data to instruct the start of transfer

```
SEL MB15 ; MBS \leftarrow 15 XCH XA, SIO ; XA \leftrightarrow (SIO)
```

#### (4) 4-bit register indirect addressing (@rpa)

This addressing mode is used to indirectly address the data memory space in 4-bit units by using a data pointer (a pair of general-purpose registers) specified by the operand of an instruction.

As the data pointer, three register pairs can be specified: HL that can address the entire data memory space by using MBE and MBS, and DE and DL that always address memory bank 0, regardless of the specification by MBE and MBS. The user selects a register pair depending on the data memory bank to be used in order to carry out programming efficiently.

```
Example To transfer data 50H through 57H to addresses 110H through 117H
```

```
EQU
DATA1
               57H
DATA2
        EQU
               117H
        SET1
              MBF
        SEL
               MB1
        MOV
              D. #DATA1 SHR4
        MOV
              HL, #DATA2 AND 0FFH; HL ← 17H
LOOP:
                                 ; A ← (DL)
        MOV
              A, @DL
        XCH
              A, @HL
                                  ; A ← (HL)
        DECS L
                                  ; L ← L - 1
        BR
              LOOP
```

The addressing mode that uses register pair HL as the data pointer is widely used to transfer, operate, compare, and input/output data. The addressing mode using register pair DE or DL is used with the MOV and XCH instructions.

By using this addressing mode in combination with the increment/decrement instruction of a general-purpose register or a register pair, the addresses of the data memory can be updated as shown in Fig. 3-3.

Examples 1. To compare data 50H through 57H with data 110H through 117H

```
DATA1 EQU
             57H
DATA2 EQU
             117H
       SET1 MBE
       SEL
             MB1
       MOV
             D, #DATA1 SHR4
       MOV
             HL, #DATA2 AND 0FFH
LOOP: MOV
             A, @DL
       SKE
             A, @HL ; A = (HL)?
       BR
             NO
                      ; NO
       DECS L
                      ; YES, L \leftarrow L - 1
       BR
             LOOP
```

2. To clear data memory of 00H through FFH

```
CLR1 MBE

MOV XA, #00H

MOV HL, #04H

LOOP: MOV @HL, A; (HL) \leftarrow A

INCS L; L \leftarrow L+1

BR LOOP

INCS H; H \leftarrow H+1

BR LOOP
```




Fig. 3-3 Updating Address of Static RAM

#### (5) 8-bit register indirect addressing (@HL)

This addressing mode is used to indirectly address the entire data memory space in 8-bit units by using a data pointer (HL register pair).

In this addressing mode, data is processed in 8-bit units, that is, the 4-bit data at an address specified by the data pointer with bit 0 (bit 0 of the L register) cleared to 0 and the 4-bit data at the address higher are used in pairs and processed with the data of the 8-bit accumulator (XA register).

The memory bank is specified in the same manner as when the HL register is specified in the 4-bit register indirect addressing mode, by using MBE and MBS. This addressing mode is applicable to the MOV, XCH, and SKE instructions.

**Examples 1.** To compare whether the count register (T0) value of timer/event counter 0 is equal to the data at addresses 30H and 31H

```
EQU
DATA
             30H
       CLR1 MBE
       MOV
            HL, #DATA
       MOV
             XA, T0
                     ; XA ← count register 0
       SKE
             A, @HL; A = (HL)?
       BR
             NO
       INCS L
       MOV
             A, X
                      ; \ A \leftarrow X
             A, @HL; A = (HL)?
       SKE
```

# 2. To clear data memory at 00H through FFH

```
CLR1 MBE

MOV XA, #00H

MOV HL, #04H

LOOP: MOV @HL, A ; (HL) \leftarrow A

INCS L

BR LOOP

INCS H

BR LOOP
```

#### (6) Bit manipulation addressing

This addressing mode is used to manipulate the entire memory space in bit units (such as Boolean processing and bit transfer).

While the 1-bit direct addressing mode can be only used with the instructions that set, reset, or test a bit, this addressing mode can be used in various ways such as Boolean processing by the AND1, OR1, and XOR1 instructions, and test and reset by the SKTCLR instruction.

Bit manipulation addressing can be implemented in the following three ways, which can be selected depending on the data memory address to be used.

#### (a) Specific address bit direct addressing (fmem.bit)

This addressing mode is to manipulate the hardware units that use bit manipulation especially often, such as I/O ports and interrupt-related flags, regardless of the setting of the memory bank. Therefore, the data memory addresses to which this addressing mode is applicable are FF0H through FFFH, to which the I/O ports are mapped, and FB0H through FBFH, to which the interrupt-related hardware units are mapped. The hardware units in these two data memory areas can be manipulated in bit units at any time in the direct addressing mode, regardless of the setting of MBS and MBE.

Examples 1. To test timer 0 interrupt request flag (IRQT0) and, if it is set, clear the flag and reset P63

SKTCLR IRQT0 ; IRQT0 = 1?

BR NO ; NO CLR1 PORT6.3 ; YES

2. To reset P53 if both P30 and P41 pins are 1

```
(i) SET1 CY ; CY \leftarrow 1

AND1 CY, PORT3.0 ; CY \wedge P30

AND1 CY, PORT4.1 ; CY \wedge P41

SKT CY ; CY = 1?

BR SETP

CLR1 PORT5.3 ; P53 \leftarrow 0
```

. SETP : SET1 PORT5.3 ; P53 ← 1 :

SKT (ii) PORT3.0 ; P30 = 1? BR **SETP** SKT PORT4.1 ; P41 = 1? BR **SETP** CLR1 PORT5.3 ; P53 ← 0 SETP: SET1 PORT5.3 ; P53 ← 1


#### (b) Specific address bit register indirect addressing (pmem, @L)

This addressing mode is to indirectly specify and successively manipulate the bits of the peripheral hardware units such as I/O ports. The data memory addresses to which this addressing mode can be applied are FC0H through FFFH.

This addressing mode specifies the higher 10 bits of a 12-bit data memory address directly by using an operand, and the lower 2 bits by using the L register. Therefore, 16 bits (4 ports) can be successively manipulated depending on the specification of the L register.

This addressing mode can also be used independently of the setting of MBE and MBS.

# **Example** To output pulses to the respective bits of ports 4 to 7



#### (c) Special 1-bit direct addressing (@H+mem.bit)

This addressing mode enables bit manipulation in the entire memory space.

The higher 4 bits of the data memory address of the memory bank specified by MBE and MBS are indirectly specified by the H register, and the lower 4 bits and the bit address are directly specified by the operand. This addressing mode can be used to manipulate the respective bits of the entire data memory area in various ways.

**Example** To reset bit 2 (FLAG3) at address 32H if both bits 3 (FLAG1) at address 30H and bit 0 (FLAG2) at address 31H are 0 or 1



FLAG1 EQU 30H.3 FLAG2 EQU 31H.0 FLAG3 EQU 32H.2 SEL MB0

MOV H, #FLAG1 SHR 6

CLR1 CY ;  $CY \leftarrow 0$ 

OR1 CY, @H+FLAG1 ; CY  $\leftarrow$  CY  $\vee$  FLAG1 XOR1 CY, @H+FLAG2 ; CY  $\leftarrow$  CY $\forall$  FLAG2

SET1 @H+FLAG3 ; FLAG3  $\leftarrow$  1 SKT CY ; CY = 1? CLR1 @H+FLAG3 ; FLAG3  $\leftarrow$  0

# (7) Stack addressing

This addressing mode is used to save or restore data when interrupt service or subroutine processing is executed.

The address of data memory bank 0 pointed to by the stack pointer (8 bits) is specified in this addressing mode. In addition to being used during interrupt service or subroutine processing, this addressing is also used to save or restore register contents by using the PUSH or POP instruction.

# **Examples 1.** To save or restore register contents during subroutine processing

```
SUB: PUSH XA
PUSH HL
PUSH BS; Saves MBS
:
POP BS
POP HL
POP XA
RET
```

2. To transfer contents of register pair HL to register pair DE

```
PUSH HL POP DE ; DE \leftarrow HL
```

3. To branch to address specified by registers [XABC]

```
PUSH BC
PUSH XA
```

RET ; To branch address XABC

#### 3.2 Bank Configuration of General-Purpose Registers

The  $\mu$ PD753036 is provided with four register banks with each bank consisting of eight general-purpose registers: X, A, B, C, D, E, H, and L. The general-purpose register area consisting of these registers is mapped to the addresses 00H through 1FH of memory bank 0 (refer to **Fig. 3-5 Configuration of General-Purpose Register (in 4-bit processing)**). To specify a general-purpose register bank, a register bank enable flag (RBE) and a register bank select register (RBS) are provided. RBS selects a register bank, and RBE determines whether the register bank selected by RBS is valid or not. The register bank (RB) that is enabled when an instruction is executed is as follows:

RB = RBE · RBS

Table 3-2 Register Bank Selected by RBE and RBS

DDE		RE	Danistas Dank						
RBE	3	2	Register Bank						
0	0	0	×	×	Fixed to bank 0				
1	0	0	0	0	Bank 0 selected				
			0	1	Bank 1 selected				
			1	0	Bank 2 selected				
			1	1	Bank 3 selected				
Fixed to 0									

**Remark**  $\times$  = don't care

RBE is automatically saved or restored during subroutine processing and therefore can be set while subroutine processing is under execution. When interrupt service is executed, RBE is automatically saved or restored, and RBE can be set during interrupt service depending on the setting of the interrupt vector table as soon as the interrupt service is started. Consequently, if different register banks are used for normal processing and interrupt service as shown in Table 3-3, it is not necessary to save or restore general-purpose registers when an interrupt is serviced, and only RBS needs to be saved or restored if two interrupts are nested. This means that the interrupt service speed can be increased.

Table 3-3 Example of Using Different Register Banks for Normal Routine and Interrupt Routine

Normal processing	Uses register banks 2 or 3 with RBE = 1
Single interrupt service	Uses register bank 0 with RBE = 0
Nesting service of two interrupts	Uses register bank 1 with RBE = 1 (at this time, RBS must be saved or restored)
Nesting service of three or more interrupts	Registers must be saved or restored by PUSH or POP instructions

<Main program> SET1 RBE → SEL RB2-<Nesting of two <Nesting of three <Single interrupt> interrupts>; RBE = 1 interrupts>; RBE = 0 ; RBE = 0in vector table in vector table in vector table **PUSH BS** PUSH rp SEL RB1 RB = 2RB = 0RB = 1RB = 0POP rp RETI POP BS **RETI** RETI

Fig. 3-4 Example of Using Register Banks

If RBS is to be changed in the course of subroutine processing or interrupt service, it must be saved or restored by using the PUSH or POP instruction.

RBE is set by using the SET1 or CLR1 instruction. RBS is set by using the SEL instruction.

The general-purpose register area provided to the  $\mu$ PD753036 can be used not only as 4-bit registers but also as 8-bit register pairs. This feature allows the  $\mu$ PD753036 to provide transfer, operation, comparison, and increment/ decrement instructions comparable to those of 8-bit microcontrollers and allows you to program using mainly only general-purpose registers.

#### (1) To use as 4-bit registers

When the general-purpose register area is used as a 4-bit register area, a total of eight general-purpose registers, X, A, B, C, D, E, H, and L, specified by RBE and RBS can be used as shown in Fig. 3-5. Of these registers, A plays a central role in transferring, operating, and comparing 4-bit data as a 4-bit accumulator. The other registers can transfer, compare, and increment or decrement data with the accumulator.

### (2) To use as 8-bit registers

When the general-purpose register area is used as an 8-bit register area, a total of eight 8-bit register pairs can be used as shown in Fig. 3-6: register pairs XA, BC, DE, and HL of a register bank specified by RBE and RBS, and register pairs XA', BC', DE', and HL' of the register bank whose bit 0 is complemented in respect to the register bank (RB). Of these register pairs, XA serves as an 8-bit accumulator, playing the central role in transferring, operating, and comparing 8-bit data. The other register pairs can transfer, compare, and increment or decrement data with the accumulator. The HL register pair is mainly used as a data pointer. The DE and DL register pairs are also used as auxiliary data pointers.

**Examples 1.** INCS HL ; Skips if  $HL \leftarrow HL+1$ , HL=00H

ADDS XA, BC ; Skips if  $XA \leftarrow XA+BC$  and carry occurs

SUBC DE', XA ; DE'  $\leftarrow$  DE' - XA - CY

 $\mathsf{MOV} \qquad \mathsf{XA},\, \mathsf{XA'} \qquad ; \;\; \mathsf{XA} \leftarrow \mathsf{XA'}$ 

MOVT XA, @PCDE;  $XA \leftarrow (PC_{13-8}+DE)$  ROM, table reference

SKE XA, BC; Skips if XA = BC

2. To test whether the value of the count register (T0) of timer/event counter is greater than the value of register pair BC' and, if not, wait until it becomes greater

CLR1 MBE


NO: MOV XA, TO; Reads count register

SUBS XA, BC';  $XA \ge BC$ ? BR YES; YES BR NO; NO

Fig. 3-5 Configuration of General-Purpose Registers (in 4-bit processing)

х	01H	А	00H	, the state of the
н	03H	L	02H	Register bank 0 (RBE·RBS = 0)
D	05H	E	04H	(1182 1183 = 0)
В	07H	С	06H	<b></b>
х	09H	А	08H	
н	овн	L	0AH	Register bank 1
D	0DH	E	0CH	(RBE·RBS = 1)
В	0FH	С	0EH	
x	11H	А	10H	
н	13H	L	12H	Register bank 2
D	15H	E	14H	(RBE·RBS = 2)
В	17H	С	16H	
х	19H	А	18H	
н	1BH	L	1AH	Register bank 3 (RBE·RBS = 3)
D	1DH	E	1CH	(HRF-HR2 = 3)
В	1FH	С	1EH	

Fig. 3-6 Configuration of General-Purpose Registers (in 8-bit processing)



#### 3.3 Memory-Mapped I/O

The  $\mu$ PD753036 employs memory-mapped I/O that maps peripheral hardware units such as I/O ports and timers to addresses F80H through FFFH on the data memory space, as shown in Fig. 3-2. Therefore, no special instructions to control the peripheral hardware units are provided, and all the hardware units are controlled by using memory manipulation instructions. (Some mnemonics that make the program easy to read are provided for hardware control.)

To manipulate peripheral hardware units, the addressing modes shown in Table 3-4 can be used.

The display data memory mapped to addresses 1ECH through 1FFH is manipulated by specifying memory bank 1.

Table 3-4 Addressing Modes Applicable to Peripheral Hardware Unit Manipulation

	Applicable Addressing Mode	Hardware Units
Bit manipulation	Specified in direct addressing mode mem.bit with MBE = 0 or (MBE = 1, MBS = 15)	All hardware units that can be manipulated in 1-bit units
	Specified in direct addressing mode fmem.bit regardless of setting of MBE and MBS	IST1, IST0, MBE, RBE IExxx, IRQxxx, PORTn.x
	Specified in indirect addressing mode pmem.@L regardless of setting of MBE and MBS	BSBn.× PORTn.×
4-bit manipulation	Specifies in direct addressing mode mem with MBE=0 or (MBE = 1, MBS = 15)	All hardware units that can be manipulated in 4-bit units
	Specified in register indirect addressing @HL with (MBE = 1, MBS = 15)	
8-bit manipulation	Specified in direct addressing mem with MBE = 0 or (MBE = 1, MBS = 15), where mem is even number.	All hardware units that can be manipulated in 8-bit units
	Specified in register indirect addressing @HL with MBE = 1, MBS = 15, where contents of L register are even number	

Example CLR1 MBE : MBE = 0SET1 TM0. 3 ; Starts timer 0 ΕI IF0 : Enables INT0 DΙ IE1 ; Disables INT1 SKTCLR ; Tests and clears INT2 request flag IRQ2 SET1 PORT4, @L; Sets port 4 A, PORT0 ; A ← port 0 IN OUT PORT4, XA ; Port 5,  $4 \leftarrow XA$ 

Fig. 3-7 shows the I/O map of the  $\mu$ PD753036.

The meanings of the symbols shown in this figure are as follows:

Abbreviation .... Name indicating the address of an internal hardware unit

It can be written in operands of instructions

• R/W ...... Indicates whether a hardware unit in question can be read or written

R/W: Read/write
R: Read only
W: Write only

• Bits for manipulation...... Indicates the bit units in which a hardware unit in question can be manipulated

O: Can be manipulated in specified units (1, 4, or 8 bits)

 $\triangle$  : Only some bits can be manipulated. For the bits that can be manipulated, refer to Remark.

-: Cannot be manipulated in specified units (1, 4, or 8 bits).

• Bit manipulation addressing ... Indicates a bit manipulation addressing mode that can be used to manipulate a hardware unit in question in 1-bit units

Fig. 3-7  $\mu$ PD753036 I/O Map (1/5)

Address	На	ardware Nam	e (abbreviatio	on)	R/W	Bits fo	r Manip	ulation	Bit Manipulation	Remark
Address	b3	H/VV	1 bit	4 bits	8 bits	Addressing	Hemark			
F80H	Stack point	er (SP)			R/W	_	_	0	_	Bit 0 is fixed to 0
F82H		nk select reg	`		R	_	0	0	_	Note 1
F83H		register (BS nk select reg				_	0			
F84H	Stack bank	select registe	er (SBS)		R/W	_	0	_	_	
F85H	Basic interv	al timer mod	e register (BT	<sup>-</sup> M)	W	Δ	0	_	mem.bit	Only bit 3 can be manipulated
F86H	Basic interv	al timer (BT)			R	_	_	0	_	
F88H	Modulo regi	ister for settir	ng high-level	period of	R/W	_	_	0	_	
	timer/event	counter (TM	OD2H)							
F8BH	WDTMNote2					0	_	_	mem.bit	
F8CH	Display mode register (LCDM)				R/W	△ (W)	_	0	mem.bit	Only bit 3 can be manipulated
			_	_						
F8EH	Display con	trol register (	(LCDC)		R/W	_	0	_	_	

Notes 1. RBS and MBS can be manipulated separately in 4-bit units.

Only BS can be manipulated in 8-bit units.

Write data to MBS and RBS by using the SEL MBn and SEL RBn instructions, respectively.

2. WDTM: watchdog timer enable flag (W): This flag cannot be set by an instruction when it has been once set.

Fig. 3-7  $\mu$ PD753036 I/O Map (2/5)

Address	Hardware Name (abbreviation)					Bits fo	r Manip	ulation	Bit Manipulation	Damada
Address	b3	b2	b1	b0	R/W	1 bit	4 bits	8 bits	Addressing	Remark
F90H	Timer/event counter 2 mode register (TM2)					△ (W)	-	0	mem.bit	Only bit 3 can be manipulated
F91H						_	_		_	
F92H	TOE2	REMC	'	NRZ	R/W	0	0	0	mem.bit	Bit 3 is write-only
F93H	Timer/event	counter 2 cc	ontrol register	(TC2) 		Δ	_			Only bit 3 can be manipulated
F94H	Timer/event	counter 2 cc	ount register (	(T2)	R	_	_	0	_	
F95H										
F96H	Timer/event	counter 2 m	odulo registe	r (TMOD2)	R/W	_	_	0	-	
F97H										
F98H	Watch mod	e register (W	M)		R/W	△ (R)	-	0	mem.bit	Only bit 3 can be manipulated
F99H						_	_		_	

Timer/event counter 0 mode register (TM0)	R/W	△ (W)	_	0	mem.bit	Only bit 3 can be manipulated
		_	_		_	
TOE0Note1	W	0	-	-	mem.bit	
Timer/event counter 0 count register (T0)	R	_	_	0	_	
Timer/event counter 0 modulo register (TMOD0)	R/W	_	-	0	_	
Timer/event counter 1 mode register (TM1)	R/W	△ (W)	_	0	mem.bit	Only bit 3 can be manipulated
		_	-		_	
TOE1Note2	W	0	-	_	mem.bit	
Timer/event counter 1 count register (T1)	R	_	-	0	_	
Timer/event counter 1 modulo register (TMOD1)	R/W	_	_	0	-	
	TOE0Note1  Timer/event counter 0 count register (T0)  Timer/event counter 0 modulo register (TMOD0)  Timer/event counter 1 mode register (TM1)  TOE1Note2  Timer/event counter 1 count register (T1)	TOE0Note1	Timer/event counter 0 mode register (TM0)  R/W  TOE0Note1  W  Timer/event counter 0 count register (T0)  R -  Timer/event counter 0 modulo register (TM0D0)  R/W  Timer/event counter 1 mode register (TM1)  R/W  CW)  TOE1Note2  W  Timer/event counter 1 count register (T1)  R -	Timer/event counter 0 mode register (TM0)  R/W  (W)  TOE0Note1  W  Timer/event counter 0 count register (T0)  R  Timer/event counter 0 modulo register (TMOD0)  R/W  Timer/event counter 1 mode register (TM1)  R/W  TOE1Note2  W  Timer/event counter 1 count register (T1)  R  Timer/event counter 1 count register (T1)	Timer/event counter 0 mode register (TM0)  R/W  (W)  TOE0Note1  W  Timer/event counter 0 count register (T0)  R  R  R  Timer/event counter 0 modulo register (TM0D0)  R/W  Timer/event counter 1 mode register (TM1)  R/W  R/W  Timer/event counter 1 mode register (TM1)  R/W  TOE1Note2  W  Timer/event counter 1 count register (T1)  R  Timer/event counter 1 count register (T1)	Timer/event counter 0 mode register (TM0)  R/W  (W)  - O mem.bit  TOE0Note1  W O - O mem.bit  Timer/event counter 0 count register (T0)  R O O O O O O O O O O O O O O O O O O

Notes 1. TOE0: timer/event counter 0 output enable flag (W)

2. TOE1: timer/event counter 1 output enable flag (W)

Fig. 3-7  $\mu$ PD753036 I/O Map (3/5)

Address	На	ardware Nam	e (abbreviatio	on)	R/W	Bits fo	r Manip	ulation	Bit Manipulation	Pomark
Address	b3	b2	b1	b0	ID/ VV	1 bit	4 bits	8 bits	Addressing	Remark
FB0H	IST1	IST0	' MBE	RBE	R/W	0	0		fmem.bit	Can only be read
	Program st	atus word (P	SW)			(R/W)	(R/W)			in 8-bit units
	CY	SK2	SK1	SK0		_	_	(R)		
FB2H	Interrupt pr	iority select re	egister (IPS)		R/W	_	0	-		Note 1
FB3H	Processor	clock control	register (PCC	<del>(</del> )	R/W	_	(W)	_		Note 2
FB4H	INT0 edge	detection mo	de register (II	M0)	R/W	_	0	_	_	
FB5H	INT1 edge	detection mo	de register (II	M1)	R/W	-	0			Only bit 0 can be manipulated
FB6H	INT2 edge detection mode register (IM2)					_	0			Only bits 0 and 1 can be manipulated
FB7H	System clo	ck control reg	gister (SCC)		R/W	Δ	-		_	Only bits 0 and 3 can be manipulated
FB8H	INTA register (INTA)  IE4 IRQ4 IEBT IRQBT				R/W	0	0	_	fmem.bit	
FBAH	INTC regist	ter (INTC)	IEW	IRQW	R/W	0	0			
FBCH	INTE regist	er (INTE)	IET0	IRQT0	R/W	0	0	_		
FBDH	INTF regist	er (INTF)	IECSI	IRQCSI	R/W	0	0			
FBEH	INTG regis	ter (INTG) IRQ1	IE0	IRQ0	R/W	0	0	_		
FBFH	INTH regist	ter (INTH)	IE2	IRQ2	R/W	0	0	-		
FC0H	Bit sequent	tial buffer 0 (E	BSB0)		R/W	0	0	0	mem.bit	
FC1H	Bit sequent	ial buffer 1 (E	BSB1)		R/W	0	0	1	pmem.@L	
FC2H	Bit sequent	ial buffer 2 (E	BSB2)		R/W	0	0	0		
FC3H	Bit sequent	R/W	0	0	1					

FC3H Bit sequential buffer 3 (BSB3) R/W **FCFH** Suboscillation circuit control register (SOS) R/W 0

Remarks 1. IExxx indicates an interrupt enable flag.

2. IEQxxx indicates an interrupt request flag.

Notes 1. Only bit 3 can be manipulated by the EI and DI instructions.

2. Bits 3 and 2 can be manipulated when the STOP or HALT instruction is executed.

Fig. 3-7  $\,\mu$ PD753036 I/O Map (4/5)

	Hardware Name (abbreviation)					Bits fo	r Manip	ulation	Bit Manipulation	
Address	b3	b2	b1	b0		1 bit	4 bits	8 bits	Addressing	Remark
FD0H	Clock outpu	ıt mode regis	ter (CLOM)		W	_	0	_	_	
FD8H	soc	EOC			R/W	0	-	0	-	Note
	A/D convers	sion mode re	gister (ADM)							
	ADEN	_	-	_	R/W	0	_			
FDAH	SA register	(SA)			R	_	_	0	-	
FDCH	Pull-up resi	stor specifica	tion register (	group A	W	_	_	0	_	
	(POGA)									
FDEH	Pull-up resistor specification register group B				W	_	_	0	-	
	(POGB)									

FE0H	Serial operation mode register (CSIM)				R/W	-	-	0	-	Note
	CSIE	COI	WUP			△ (R) (W)	_		mem.bit	
FE2H	CMDD	RELD	CMDT	RELT	R/W	0	_	_	mem.bit	Some bits can be
	SBI control register (SBIC)									read/written
	BSYE	ACKD	ACKE	ACKT						
FE4H	Serial I/O shift register (SIO)				R/W	-	-	0	_	
FE6H	Slave address register (SVA)				R/W	_	-	0	_	
FE8H	PM33	PM32	PM31	PM30	W	_	-	0	_	
	Port mode register group A (PMGA)									
	PM63	PM62	PM61	PM60						
FECH	_	PM2	-	_	W	-	-	0	_	
	Port mode register group B (PMGB)									
	PM7	_	PM5	PM4						
FEEH	_	_		PM8	W	_	_	0	_	
	Port mode register group C (PMGC)									
	_	_	_	_						

Note Some bits can be read or written in 1-bit units.

Fig. 3-7  $\mu$ PD753036 I/O Map (5/5)

Address	Hardware Name (abbreviation)					Bits for Manipulation			Bit Manipulation	5 .
	b3	b2	b1	b0	R/W	1 bit	4 bits	8 bits	Addressing	Remark
FF0H	Port 0			(PORT0)	R	0	0	_	fmem.bit	
FF1H	Port 1			(PORT1)	R	0	0		pmem.@L	
FF2H	Port 2			(PORT2)	R/W	0	0	_		
FF3H	Port 3			(PORT3)	R/W	0	0			
FF4H	Port 4			(PORT4)	R/W	0	0	0		
FF5H	Port 5			(PORT5)	R/W	0	0			
FF6H	KR3	KR2	KR1	KR0	R/W			0		
	Port 6			(PORT6)	11/ **					
FF7H	KR7	KR6	KR5	KR4	R/W					
	Port 7			(PORT7)	11,77					
FF8H	Port 8			(PORT8)	R/W	0	0	_		

# [MEMO]

## **CHAPTER 4 INTERNAL CPU FUNCTION**

#### 4.1 Function to Select MkI and MkII Modes

#### 4.1.1 Difference between MkI and MkII modes

The CPU of the  $\mu$ PD753036 has two modes to be selected: MkI and MkII modes. These modes can be selected by using the bit 3 of the stack bank select register (SBS).

• Mkl mode : In this mode, the  $\mu$ PD753036 is upward-compatible with the  $\mu$ PD75336.

This mode can be used with the CPU in the 75XL series having a ROM capacity of up to 16K

bytes.

• MkII mode : In this mode, the  $\mu$ PD753036 is not compatible with the  $\mu$ PD75336.

This mode can be used with all the CPUs in the 75XL series, including the models having a ROM

capacity of 16K bytes or higher.

Table 4-1 Differences between MkI and MkII Modes

		MkI Mode	MkII Mode
Program	memory (bytes)	16384	
Number of stack bytes of subroutine instruction		2 bytes	3 bytes
BRA CALLA	!addr1 instruction !addr1 instruction	None	Provided
MOVT MOVT BR BR	XA, @BCXA instruction XA, @BCDE instruction BCXA instruction BCDE instruction	Provided	Provided
CALL	!addr instruction	3 machine cycles	4 machine cycles
CALLF	!faddr instruction	2 machine cycles	3 machine cycles

Caution MkII mode is for maintaining software compatibility with series such as the 75X and 75XL where the program memory exceeds 24K bytes.

Consequently, where ROM efficiency and speed are important, please use MkI mode.

## 4.1.2 Setting stack bank select register (SBS)

The MkI mode or MkII mode is selected by using the stack bank select register (SBS). Fig. 4-1 shows the format of this register.

The stack bank select register is set by using a 4-bit memory manipulation instruction. To use the MkI mode, be sure to initialize the stack bank select register to  $10\times\times B^{Note}$  at the beginning of the program. To use the MkII mode, initialize the register to  $00\times\times B^{Note}$ .




Fig. 4-1 Format of Stack Bank Select Register

**Note** Set the desired value at  $\times\times$ .

Caution The SBS.3 bit is set to "1" after the RESET signal has been asserted. Therefore, the CPU operates in the MkI mode. To use the instructions in the MkII mode, clear SBS.3 to "0" to set the MkII mode.

# 4.2 Program Counter (PC) ··· 14 bits

This is a binary counter that holds an address of the program memory.

Fig. 4-2 Configuration of Program Counter

PC13	PC12	PC11	PC10	PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	١
------	------	------	------	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	---

The value of the program counter (PC) is usually automatically incremented by the number of bytes of an instruction each time that instruction has been executed.

When a branch instruction (BR, BRA, or BRCB) is executed, immediate data indicating the branch destination address or the contents of a register pair are loaded to all or some bits of the PC.

When a subroutine call instruction (CALL, CALLA, or CALLF) is executed or when a vectored interrupt occurs, the contents of the PC (a return address already incremented to fetch the next instruction) are saved to the stack memory (data memory specified by the stack pointer). Then, the jump destination address is loaded to the PC.

When the return instruction (RET, RETS, or RETI) instruction is executed, the contents of the stack memory are set to the PC.

With the  $\mu$ PD753036 and 75P3036, the contents of the lower 6 bits of address 0000H of the program memory are loaded to bits PC13 through PC8, and the contents of address 0001H are loaded to PC7 through PC0 when the RESET signal is asserted. Therefore, the program can be started from any address.

## 4.3 Program Memory (ROM) $\cdots$ 16384 $\times$ 8 bits

The program memory stores a program, interrupt vector table, the reference table of the GETI instruction, and table data.

The program memory is addressed by the program counter. The table data can be referenced by using a table reference instruction (MOVT).

Fig. 4-3 shows address ranges in which execution can be branched by a branch or subroutine call instruction. A relative branch instruction (BR  $\$ addr1 instruction) can branch execution to an address of [contents of PC -15 to -1 or +2 to +16], regardless of the block boundary.

The address range of the program memory of each model is as follows:

• 0000H-3FFFH : μPD753036, 75P3036

Special functions are assigned to the following addresses. All the addresses other than 0000H and 0001H can be usually used as program memory addresses.

#### Addresses 0000H and 0001H

These addresses store a start address from which program execution is to be started when the RESET signal is asserted, and a vector table to which the set values of RBE and MBE are written. Program execution can be reset and started from any address.

# Addresses 0002H through 000DH

These addresses store start addresses from which program execution is to be started when a vector interrupt occurs, and a vector table to which the set values of RBE and MBE are written. Interrupt service can be started from any address.

#### Addresses 0020H-007FH

These addresses constitute a table area that can be referenced by the GETI instruction Note.

**Note** The GETI instruction implements any 2- or 3-byte instruction, or two 1-byte instructions with 1 byte. It is used to decrease the number of program steps (refer to 10.1.1 GETI instruction).




Fig. 4-3 Program Memory Map

Note BRA !addr1 and CALLA !addr1 instructions can be used in the MkII mode only.

**Remark** With instructions other than above, execution can be branched to an address specified by the PC with only the lower 8 bits changed, by using the BR PCDE or BR PCXA instruction.

# 4.4 Data Memory (RAM) ... 768 words $\times$ 4 bits

The data memory consists of data areas and a peripheral hardware area as shown in Fig. 4-4.

The data memory consists the following banks with each bank made up of 256 words × 4 bits:

- Memory banks 0, 1 and 2 (data areas)
- Memory bank 15 (peripheral hardware area)

#### 4.4.1 Configuration of data memory

### (1) Data area

A data area consists of a static RAM and is used to store data, and as a stack memory when a subroutine or interrupt is executed. The contents of this area can be retained for a long time by battery backup even when the CPU is halted in standby mode. The data area is manipulated by using memory manipulation instructions.

Static RAM is mapped to memory banks 0, 1 and 2 in units of  $256 \times 4$  bits each. Although bank 0 is mapped as a data area, it can also be used as a general-purpose register area (000H through 01FH) and as a stack area Note 1 (000H through 2FFH). Bank 1 can be used as a display data memory (1ECH through 1FFH). One address of the static RAM consists of 4 bits. However, it can be manipulated in 8-bit units by using an 8-bit memory manipulation instruction or in 1-bit units by using a bit manipulation instruction Note 2). To use an 8-bit manipulation instruction, specify an even address.

- Notes 1. One stack area can be selected from memory bank 0-2.
  - 2. The display data memory cannot be manipulated in 8-bit units.

#### General-purpose register area

This area can be manipulated by using a general-purpose register manipulation instruction or memory manipulation instruction. Up to eight 4-bit registers can be used. The registers not used by the program can be used as part of the data area or stack area.

### Stack area

The stack area is set by an instruction and is used as a saving area when a subroutine or interrupt service is executed.

## Display data memory

The display data of an LCD are written to this area. The data written to this display data memory are automatically read and displayed by hardware when the LCD is driven. The addresses of this area not used for display can be used as data area addresses.

# (2) Peripheral hardware area

The peripheral hardware area is mapped to addresses F80H through FFFH of memory bank 15.

This area is manipulated by using a memory manipulation instruction, in the same manner as the static RAM. Note, however, that the bit units in which the peripheral hardware units can be manipulated differ depending on the addresse. The addresses to which no peripheral hardware unit is allocated cannot be accessed because these addresses are not provided to the data memory.

## 4.4.2 Specifying bank of data memory


A memory bank is specified by a 4-bit memory bank select register (MBS) when bank specification is enabled by setting a memory bank enable flag (MBE) to 1 (MBS = 0, 1, 2, or 15). When bank specification is disabled (MBE = 0), bank 0 or 15 is automatically specified depending on the addressing mode selected at that time. The addresses in the bank are specified by 8-bit immediate data or a register pair.

For the details of memory bank selection and addressing, refer to **3.1 Bank Configuration of Data Memory and Addressing Mode**.

For how to use a specific area of the data memory, refer to the following:

- General-purpose register area .... 4.5 General-Purpose Register
- Display data memory......5.7.5 Display data memory
- Peripheral hardware area .......... CHAPTER 5 PERIPHERAL HARDWARE FUNCTION

Fig. 4-4 Data Memory Map



Note One of memory banks 0 through 2 can be selected as the stack area.

The contents of the data memory are undefined at reset. Therefore, they must be initialized at the beginning of program execution (RAM clear). Otherwise, unexpected bugs may occur.

Example To clear RAM at addresses 000H through 1FFH

SET1 MBE SEL MB0 MOV XA, #00H MOV HL, #04H ; Clears 04H-FFHNote RAMC0: @HL, A MOV **INCS**  $; L \leftarrow L{+}1$ BR RAMC0 INCS Н  $; H \leftarrow H+1$ BR RAMC0 SEL MB1 RAMC1: MOV @HL, A ; Clears 100H-1FFH **INCS** L ; L ← L+1 BR RAMC1 INCS Н ; H ← H+1 BR RAMC1

**Note** Data memory addresses 000H through 003H are not cleared because they are used as general-purpose register pairs XA and HL.




Fig. 4-5 Configuration of Display Data Memory

The display data memory is manipulated in 1- or 4-bit units.

Caution The display data memory cannot be manipulated in 8-bit units.

**Example** To clear display data memory at addresses 1E0H-1FFH

SET1 MBE SEL MB1 MOV HL, #0E0H MOV A, #00H ; Clears display data memory in 4-bit units all at once LOOP: MOV @HL, A **INCS** L BR LOOP **INCS** Н BR LOOP

## 4.5 General-Purpose Register ... $8 \times 4$ bits $\times 4$ banks

General-purpose registers are mapped to the specific addresses of the data memory. Four banks of registers, with each bank consisting of eight 4-bit registers (B, C, D, E, H, L, X, and A), are available.

The register bank (RB) that becomes valid when an instruction is executed is determined by the following expression:

 $RB = RBE \cdot RBS (RBS = 0-3)$ 


Each general-purpose register is manipulated in 4-bit units. Moreover, two registers can be used in pairs, such as BC, DE, HL, and XA, and manipulated in 8-bit units. Register pairs DE, HL, and DL are also used as data pointers.


When registers are manipulated in 8-bit units, the register pairs of the register bank (RB) with bit 0 inverted (0  $\leftrightarrow$  1, 2  $\leftrightarrow$  3), BC', DE', HL', and XA', can also be used in addition to BC, DE, HL, and XA (refer to **3.2 Bank Configuration of General-Purpose Registers**).

The general-purpose register are can be addressed and accessed as an ordinary RAM area, regardless of whether the registers in this area are used or not.

Fig. 4-6 Configuration of General-Purpose Register

Fig. 4-7 Configuration of Register Pair






#### 4.6 Accumulator

With the  $\mu$ PD753036, the A register or XA register pair functions as an accumulator. The A register plays a central role in 4-bit data processing, while the XA register pair is used for 8-bit data processing.

When a bit manipulation instruction is used, the carry flag (CY) is used as a bit accumulator.

Fig. 4-8 Accumulator



# 4.7 Stack Pointer (SP) and Stack Bank Select Register (SBS)

The  $\mu$ PD753036 uses a static RAM as the stack memory (LIFO). The stack pointer (SP) is an 8-bit register that holds information on the first address of the stack area.

The stack area consists of addresses 000H through 2FFH of memory bank 0, 1, or 2. One memory bank is specified by 2-bit SBS (refer to **Table 4-2**).

Table 4-2 Stack Area Selected by SBS

SE	3S	Stack Area		
SBS1	SBS2			
0	0	Memory bank 0		
0	1	Memory bank 1		
1	0	Memory bank 2		
1	1	Setting prohibited		

The value of SP is decremented before data is written (saved) to the stack area, and is incremented after data has been read (restored) from the stack memory.

The data saved or restored to or from the stack are as shown in Figs. 4-10 through 4-13.

The initial values of SP and SBS are respectively set by an 8-bit memory manipulation instruction and 4-bit memory manipulation instruction, to determined the stack area. The values of SP and SBS can also be read.

When 00H is set to SP as the initial value, the memory bank (n) specified by SBS is used as the stack area, starting from the highest address (nFFH).

The stack area can be used only in the memory bank specified by SBS. If an attempt is made to use an area exceeding address n00H as the stack area, the address is returned to nFFH in the same bank. This means that an area exceeding the boundary of a memory bank cannot be used as a stack area unless the value of SBS is rewritten.

The contents of SP and SBS become undefined when the RESET signal is asserted. Therefore, be sure to initialize these to the desired values at the beginning of the program.




Fig. 4-9 Configuration of Stack Pointer and Stack Bank Select Register

Note SBS3 can select MkI or MkII mode. The stack bank select function can be used in both the MkI and MkII modes (for details, refer to 4.1 Function to Select MkI and MkII Modes).

## Example To initialize SP

To allocate stack area to memory bank 2 and use area starting from address 2FFH as stack

SEL MB15 ; or CLR1 MBE

MOV A, #2

MOV SBS, A ; Specifies memory bank 2 as stack area

MOV XA, #00H

MOV SP, XA;  $SP \leftarrow 00H$ 

Fig. 4-10 Data Saved to Stack Memory (Mkl Mode)






Fig. 4-11 Data Restored from Stack Memory (Mkl Mode)



**PUSH** instruction CALL, CALLA, CALLF instruction Interrupt Stack Stack Stack SP - 6 PC11-PC8 SP - 6 PC11-PC8 t t PC13 PC12 PC13 PC12 SP - 5SP - 5t t SP - 2 PC3-PC0 Register pair, low SP-4PC3-PC0 SP-4t **SP - 1** Register pair, high SP - 3PC7-PC4 SP - 3PC7-PC4 1 t SP - 2 SP ⇒ SP - 2 MBE RBE IST1 IST0 MBE RBE PSWt Note t CY | SK2 | SK1 | SK0 **SP - 1 SP - 1** t t SP ⇒ SP ⇒

Fig. 4-12 Data Saved to Stack Memory (MkII Mode)

Fig. 4-13 Data Restored from Stack Memory (MkII Mode)



Note The contents of PSW other than MBE and RBE are not saved or restored.

Remark \*: Undefined

## 4.8 Program Status Word (PSW) ... 8 bits

The program status word (PSW) consists of flags closely related to the operations of the processor.

PSW is mapped to addresses FB0H and FB1H of the data memory space, and the 4 bits of address FB0H can be manipulated by using a memory manipulation instruction.

Fig. 4-14 Configuration of Program Status Word




Table 4-3 PSW Flags Saved/Restored to/from Stack

		Flag Saved or Restored
Save	When CALL, CALLA, or CALLF instruction is executed	MBE and RBE are saved
	When hardware interrupt occurs	All PSW bits are saved
Restore	When RET or RETS instruction is executed	MBE and RBE are restored
	When RETI instruction is executed	All PSW bits are restored

# (1) Carry flag (CY)

The carry flag records the occurrence of an overflow or underflow when an operation instruction with carry (ADDC or SUBC) is executed.

The carry flag also functions as a bit accumulator and can store the result of a Boolean operation performed between a specified bit address and data memory.

The carry flag is manipulated by using a dedicated instruction and is independent of the other PSW bits.

The carry flag becomes undefined when the RESET signal is asserted.

**Table 4-4 Carry Flag Manipulation Instruction** 

	Instr	ruction (Mnemonic)	Operation and Processing of Carry Flag
Carry flag manipulation	SET1	CY	Sets CY to 1
instruction	CLR1	CY	Clears CY to 0
	NOT1	CY	Inverts content of CY
	SKT	CY	Skips if content of CY is 1
Bit transfer instruction	MOV1	mem*.bit, CY	Transfers content of CY to specified bit
	MOV1	CY, mem*.bit	Transfers content of specified bit to CY
Bit Boolean instruction	AND1	CY, mem*.bit	Takes ANDs, ORs, or XORs content of specified bit
	OR1	CY, mem*.bit	with content of CY and sets result to CY
	XOR1	CY, mem*.bit	
Interrupt service	Interrup	ot execution example	Saved to stack memory in parallel with other PSW
			bits in 8-bit units
	RETI		Restored from stack memory with other PSW bits

**Remark** mem\*.bit indicates the following three bit manipulation addressing modes:

- · fmem.bit
- pmem.@L
- @H+mem.bit

Example To AND bit 3 at address 3FH with P33 and output result to P50

MOV H, #3H ; Sets higher 4 bits of address to H register

MOV1 CY, @H+0FH.3 ; CY  $\leftarrow$  bit 3 of 3FH AND1 CY, PORT3.3 ; CY  $\leftarrow$  CY $^{\wedge}$  P33 MOV1 PORT5.0, CY ; P50  $\leftarrow$  CY

# (2) Skip flags (SK2, SK1, and SK0)

The skip flags record the skip status, and are automatically set or reset when the CPU executes an instruction. These flags cannot be manipulated directly by the user as operands.

### (3) Interrupt status flags (IST1 and IST0)

The interrupt status flags record the status of the processing under execution (for details, refer to **Table 6-3 IST**, **ISTO**, **and Interrupt Service**).

Table 4-5 Contents of Interrupt Status Flags

IST1	IST0	Status of Processing being Executed	Processing and Interrupt Control
0	0	Status 0	Normal program is being executed. All interrupts can be acknowledged
0	1	Status 1	Interrupt with lower or higher priority is serviced. Only an interrupt with higher priority can be acknowledged
1	0	Status 2	Interrupt with higher priority is serviced. All interrupts are disabled from being acknowledged
1	1	_	Setting prohibited

The interrupt priority control circuit (refer to Fig. 6-1 Block Diagram of Interrupt Control Circuit) identifies the contents of these flags and controls the nesting of interrupts.

The contents of IST1 and 0 are saved to the stack along with the other bits of PSW when an interrupt is acknowledged, and the status is automatically updated by one. When the RETI instruction is executed, the values before the interrupt was acknowledged are restored to the interrupt status flags.

These flags can be manipulated by using a memory manipulation instruction, and the processing status under execution can be changed by program.

Caution To manipulate these flags, be sure to execute the DI instruction to disable the interrupts before manipulation. After manipulation, execute the EI instruction to enable the interrupts.

# (4) Memory bank enable flag (MBE)

This flag specifies the address information generation mode of the higher 4 bits of the 12 bits of a data memory address.

MBE can be set or reset at any time by using a bit manipulation instruction, regardless of the setting of the memory bank.

When this flag is set to "1", the data memory address space is expanded, and the entire data memory space can be addressed.

When MBE is reset to "0", the data memory address space is fixed, regardless of MBS (refer to Fig. 3-2 Configuration of Data Memory and Addressing Ranges of Respective Addressing Modes).

When the RESET signal is asserted, the content of bit 7 of program memory address 0 is set. Also, MBE is automatically initialized.

When a vectored interrupt is serviced, the bit 7 of the corresponding vector address table is set. Also, the status of MBE when the interrupt is serviced is automatically set.

Usually, MBE is reset to 0 for interrupt service, and the static RAM in memory bank 0 is used.

## (5) Register bank enable flag (RBE)

This flag specifies whether the register bank of the general-purpose registers is expanded or not.

RBE can be set or reset at any time by using a bit manipulation instruction, regardless of the setting of the memory bank.

When this flag is set to "1", one of four general-purpose register banks 0 to 3 can be selected depending on the contents of the register bank select register (RBS).

When RBE is reset to "0", register bank 0 is always selected, regardless of the contents of the register bank select register (RBS).

When the RESET signal is asserted, the content of bit 6 of program memory address 0 is set to RBE, and RBE is automatically initialized.

When a vectored interrupt occurs, the content of bit 6 of the corresponding vector address table is set to RBE. Also, the status of RBE when the interrupt is serviced is automatically set. Usually, RBE is reset to 0 during interrupt service. Register bank 0 is selected for 4-bit processing, and register banks 0 and 1 are selected for 8-bit processing.


## 4.9 Bank Select Register (BS)

The bank select register (BS) consists of a register bank select register (RBS) and a memory bank select register (MBS) which specify the register bank and the memory bank to be used, respectively.

RBS and MBS are set by the SEL RBn and SEL MBn instructions, respectively.

BS can be saved to or restored from the stack area in 8-bit units by the PUSH BS or POP BS instruction.

Fig. 4-15 Configuration of Bank Select Register



## (1) Memory bank select register (MBS)

The memory bank select register is a 4-bit register that records the higher 4 bits of a 12-bit data memory address. This register specifies the memory bank to be accessed. With the  $\mu$ PD753036, however, only banks 0 through 2 and 15 can be specified.

MBS is set by the SEL MBn instruction (n = 0-2, 15).

The address range specified by MBE and MBS is as shown in Fig. 3-2.

When the RESET signal is asserted, MBS is initialized to "0".

## (2) Register bank select register (RBS)

The register bank select register specifies a register bank to be used as general-purpose registers. It can select bank 0 to 3.

RBS is set by the SEL RBn instruction (n = 0-3).

When the RESET signal is asserted, RBS is initialized to "0".

Table 4-6 RBE, RBS, and Register Bank Selected

DDE		RE	5 5 .		
RBE	3	2	1	0	Register Bank
0	0	0	×	×	Fixed to bank 0
1	0	0	0	0	Selects bank 0
			0	1	Selects bank 1
			1	0	Selects bank 2
			1	1	Selects bank 3
		<b>+</b>			

Fixed to 0

 $\times$  = don't care

#### **CHAPTER 5 PERIPHERAL HARDWARE FUNCTION**

# 5.1 Digital I/O Port

The  $\mu$ PD753036 uses memory mapped I/O, and all the I/O ports are mapped to the data memory space.

Address 3 2 1 0 FF0H P03 P01 P00 PORT0 P02 FF1H P13 P12 P11 P10 PORT1 FF2H PORT2 P23 P22 P21 P20 FF3H PORT3 P33 P32 P31 P30 PORT4 FF4H P43 P42 P41 P40 FF5H P50 PORT5 P53 P52 P51 FF6H P63 P62 P61 P60 PORT6 FF7H P73 P72 P71 P70 PORT7 FF8H P82 PORT8 P83 P81 P80 1F8H BP0 **BIT PORT0** BP1 **BIT PORT1** 1F9H \_ 1FAH \_ \_ BP2 **BIT PORT2** \_ 1FBH BP3 **BIT PORT3** \_ \_ 1FCH BP4 **BIT PORT4** 1FDH BP5 **BIT PORT5** 

Fig. 5-1 Data Memory Address of Digital Port

Table 5-2 lists the instructions that manipulate the I/O ports. Ports 4 through 7 can be manipulated in 4-I/O, 8-I/O, and 1-bits. They are used for various control operations.

**BIT PORT6** 

**BIT PORT7** 

BP6

BP7

BP0 through BP7 are 1-bit output ports.

**Examples 1.** To test the status of P13 and outputs different values to ports 4 and 5 depending on the result

SKT PORT1.3 ; Skips if bit 3 of port 1 is 1 MOV XA, #18H ;  $XA \leftarrow 18H$  String effect MOV XA, #14H ;  $XA \leftarrow 14H$  SEL MB15 ; or CLR1 MBE OUT PORT4, XA ; Ports 5, 4  $\leftarrow$  XA

1FEH

1FFH

2. SET1 PORT4.@L ; Sets the bits of ports 4 through 7 specified by the L register to "1"

## 5.1.1 Types, features, and configurations of digital I/O ports

Table 5-1 shows the types of digital I/O ports.

Figs. 5-2 through 5-6 show the configuration of each port.

Table 5-1 Types and Features of Digital Ports

Port (Pin Name)	Function	Operation a	Remark	
PORT0 (P00-P03)	4-bit input	Can always be read or test	ted regardless of operation	Shared with INT4, SCK, SO/SB0, and SI/SB1
PORT1 (P10-P13)				Shared with INT0-INT2, and TI0
PORT2 (P20-P23)	4-bit I/O	Can be set in input or outp	out mode in 4-bit units	Shared with PTO0-PTO2, PCL, and BUZ
PORT3 <sup>Note1</sup> (P30-P33)		Can be set in input or outp	Shared with LCDCL, SYNC, and MD0-MD3 <sup>Note2</sup>	
PORT4Note1 (P40-P43) PORT5Note1 (P50-P53)	4-bit I/O (N-ch, open- drain, 13 V)	Can be set in input or output mode in 4-bit units	Ports 4 and 5 can be used in pairs to input/output data in 8-bit units	Pull-up resistor can be connected in 1-bit units by mask option
PORT6 (P60-P63)	4-bit I/O	Can be set in input or output mode in 1- or 4-bit units	Ports 6 and 7 can be used in pairs to input or output data in 8-bit units	Shared with KR0-KR3
PORT7 (P70-P73)		Can be set in input or output mode in 4-bit units		Shared with KR4-KR7
PORT8 (P80-P83)		Can be set in input or outp	out mode in 4-bit units	Shared with TI1, TI2, AN6 and AN7
BP0-BP7	1-bit output	Output data in 1-bit units. 9 driving LCD S24-S31 can b		

Notes 1. These ports can directly drive an LED.

**2.** Port 3 of the  $\mu$ PD75P3036 is shared with the MD0 through MD3 pins.

P10 is shared with an external vectored interrupt input pin and is provided with a noise rejection circuit (for details, refer to **6.3 Hardware Controlling Interrupt Function**).

BP0 through BP7 are shared with segment output pins for driving LCD (S24 through S31). The functions of these pins are selected by the bits 6 and 7 of the display mode register (LCDM) in 4- or 8-bit units. BP0 through BP7 are bit output ports and output the data of the bits 0 of addresses 1F8H through 1FFH of the display data memory. (Refer to **5.7.5**)

When the  $\overline{\text{RESET}}$  signal is asserted, the output latches of ports 2 through 8 are cleared, the output buffers are turned off, and the ports are set in the input mode.

 $\star$ 




Fig. 5-2 Configuration of Ports 0 and 1

Fig. 5-3 Configuration of Ports 3 and 6





Fig. 5-4 Configuration of Ports 2 and 7






Fig. 5-5 Configuration of Ports 4 and 5




Fig. 5-6 Configuration of Port 8

### 5.1.2 Setting I/O mode

The input or output mode of each I/O port is set by the corresponding port mode register as shown in Fig. 5-7. Ports 3 and 6 can be set in the input or output mode in 1-bit units by using port mode register group A (PMGA). Ports 2, 4, 5, and 7 are set by using port mode register group B (PMGB), and port 8 is set by using port mode register group C (PMGC) in the input or output mode in 4-bit units.

Each port is set in the input mode when the corresponding port mode register bit is "0" and in the output mode when the corresponding register bit is "1".

When a port is set in the output mode by the corresponding port mode register, the contents of the output latch are output to the output pin(s). Before setting the output mode, therefore, the necessary value must be written to the output latch.

Port mode register groups A, B, and C are set by using an 8-bit memory manipulation instruction.

When the RESET signal is asserted, all the bits of each port mode register are cleared to 0, the output buffer is turned off, and the corresponding port is set in the input mode.

**Example** To use P30, 31, 62, and 63 as input pins and P32, 33, 60, and 61 as output pins


CLR1 MBE ; or SEL MB15

MOV XA, #3CH MOV PMGA, XA


Fig. 5-7 Format of Each Port Mode Register

	Specification
0	Input mode (output buffer off)
1	Output mode (output buffer on)


# Port mode register group A



# Port mode register group B



# Port mode register group C



### 5.1.3 Digital I/O port manipulation instruction

Because all the I/O ports of the  $\mu$ PD753036 are mapped to the data memory space, they can be manipulated by using data memory manipulation instructions. Table 5-2 shows these data memory manipulation instructions which are considered to be especially useful for manipulating the I/O pins and their range of applications.

## (1) Bit manipulation instruction

Because the specific address bit direct addressing (fmem.bit) and specific address bit register indirect addressing (pmem.@L) are applicable to digital I/O ports 0 through 8, the bits of these ports can be manipulated regardless of the specifications by MBE and MBS.

**Example** To OR P50 and P41 and set P61 in output mode

```
MOV1 CY, PORT5.0; CY \leftarrow P50 OR1 CY, PORT4.1; CY \leftarrow CY\vee P41 MOV1 PORT6.1, CY; P61 \leftarrow CY
```

#### (2) 4-bit manipulation instruction

SET1

In addition to the IN and OUT instructions, all the 4-bit memory manipulation instructions such as MOV, XCH, ADDS, and INCS can be used to manipulate the ports in 4-bit units. Before executing these instructions, however, memory bank 15 must be selected.

# Examples 1. To output the contents of the accumulator to port 3

```
SEL MB15 ; or CLR1 MBE
OUT PORT3, A
```

2. To add the value of the accumulator to the data output to port 5

```
SET1 MBE

SEL MB15

MOV HL, #PORT5

ADDS A, @HL ; A \leftarrow A+PORT5

NOP

MOV @HL, A : PORT5 \leftarrow A
```

3. To test whether the data of port 4 is greater than the value of the accumulator

```
SEL MB15

MOV HL, #PORT4

SUBS A, @HL ; A<PORT4

BR NO ; NO ; YES
```

**MBE** 

# (3) 8-bit manipulation instruction

In addition to the IN and OUT instructions, the MOV, XCH, and SKE instructions can be used to manipulate ports 4 and 5 in 8-bit units. In this case, memory bank 15 must be selected in advance as in the case of manipulating ports in 4-bit units.

**Example** To output the data of register pair BC to an output specified by the 8-bit data input from ports 4

and 5

SET1 MBE SEL MB15

IN XA, PORT4 ;  $XA \leftarrow ports 5, 4$ 

MOV HL, XA ; HL  $\leftarrow$  XA MOV XA, BC ; XA  $\leftarrow$  BC MOV @HL, XA ; Port (L)  $\leftarrow$  XA

Table 5-2 List of I/O Pin Manipulation Instructions

		PORT	PORT	DODT	PORT	PORT	PORT	PORT	PORT	PORT	BIT PORT
		0	1	2	3	4	5	6	7	8	0-7
IN	A,PORTn Note 1		'			0		0	,	0	MOV A, memNote 3, 4
IN	XA,PORTn Note 1	<del> </del>	_	0	0	_					
	XA,I OITIII	1	Ι					. Note 2	4		
OUT	PORTn, A Note 1	-	_	0		MO	V mem,	ANote 3	, 4		
OUT	PORTn, XA Note 1	_		0	0	_		_			
SET1	PORTn.bit	_	_				0				SET1 BPnNote 3
SET1	PORTn.@L Note 1	_	_				0				-
CLR1	PORTn.bit	-	_				0				CLR1 BPnNote 3
CLR1	PORTn.@L Note 1	_	_				0				_
SKT	PORTn.bit					0					SKT BPnNote 3
SKT	PORTn.@L Note 1					0					-
SKF	PORTn.bit					0					SKF BPnNote 3
SKF	PORTn.@L Note 1					0					_
MOV1	CY, PORTn.bit					0					_
MOV1	CY, PORTn.@L Note 2					0					-
MOV1	PORTn.bit, CY	_	_				0				_
MOV1	PORTn.@L, CY Note 2	_	_				0				_
AND1	CY, PORTn.bit					0					AND1 CY, @H+BPnNote 3, 5
AND1	CY, PORTn.@L Note 2					0					-
OR1	CY, PORTn.bit					0					OR1 CY, @H+BPnNote 3, 5
OR1	CY, PORTn.@L Note 2					0					_
XOR1	CY, PORTn.bit					0					XOR1 CY, @H+BPnNote 3, 5
XOR1	CY, PORTn.@L Note 2					0					

**Notes** 1. MBE = 0 or (MBE = 1, MBS = 15) before these instructions are executed.

- 2. The lower 2 bits of the address and the bit address are indirectly specified by the L register.
- 3. (MBE = 1, MBS = 1) before executing these instructions.
- 4. Bit 0 of accumulator A corresponds to BPn.
- **5.** Write FH to the H register.

### 5.1.4 Operation of digital I/O port

The operations of each port and port pin when a data memory manipulation instruction is executed to manipulate a digital I/O port differ depending on whether the port is set in the input or output mode (refer to **Table 5-3**). This is because, as can be seen from the configuration of the I/O port, the data of each pin is loaded to the internal bus in the input mode, and the data of the output latch is loaded to the internal bus in the output mode.

#### (1) Operation in input mode

When a test instruction such as SKT, a bit input instruction such as MOV1, or an instruction that loads port data to the internal bus in 4- or 8-bit units, such as IN, OUT, operation, or comparison instruction, is executed, the data of each pin is manipulated.

When an instruction that transfers the contents of the accumulator in 4- or 8-bit units, such as OUT or MOV, is executed, the data of the accumulator is latched to the output latch. The output buffer remains off.

When the XCH instruction is executed, the data of each pin is input to the accumulator, and the data of the accumulator is latched to the output latch. The output buffer remains off.

When the INCS instruction is executed, the data (4 bits) of each pin incremented by one (+1) is latched to the output latch. The output buffer remains off.

When an instruction that rewrites the data memory contents in 1-bit units, such as SET1, CLR1, MOV1, or SKTCLR, is executed, the contents of the output latch of the specified bit can be rewritten as specified by the instruction, but the contents of the output latches of the other bits are undefined.

### (2) Operation in output mode

When a test instruction, bit input instruction, or an instruction in 4- or 8-bit units that loads port data to the internal bus is executed, the contents of the output latch are manipulated.

When an instruction that transfers the contents of the accumulator in 4- or 8-bit units is executed, the data of the output latch is rewritten and at the same time output from the port pins.

When the XCH instruction is executed, the contents of the output latch are transferred to the accumulator. The contents of the accumulator are latched to the output latches of the specified port and output from the port pins.

When the INCS instruction is executed, the contents of the output latches of the specified port are incremented by 1 and output from the port pins.

When a bit output instruction is executed, the specified bit of the output latch is rewritten and output from the pin.

Table 5-3 Operation When I/O Port Is Manipulated

la atomat		Operation of	Port and Pin
Instruct	ion Executed	Input mode	Output mode
SKT	<1>	Tests pin data	Test output latch data
SKF	<1>		
MOV1	CY, <1>	Transfers pin data to CY	Transfers output latch data to CY
AND1	CY, <1>	Performs operation between pin data and CY	Performs operation between output latch data
OR1	CY, <1>		and CY
XOR1	CY, <1>		
IN	A, PORTn	Transfers pin data to accumulator	Transfers output latch data to accumulator
IN	XA, PORTn		
MOV	A, @HL		
MOV	XA, @HL		
ADDS	A, @HL	Performs operation between pin data and	Performs operation between output latch data
ADDC	A, @HL	accumulator	and accumulator
SUBS	A, @HL		
SUBC	A, @HL		
AND	A, @HL		
OR	A, @HL		
XOR	A, @HL		
SKE	A, @HL	Compares pin data with accumulator	Compares output latch data with accumulator
SKE	XA, @HL		
OUT	PORTn, A	Transfers accumulator data to output latch	Transfers accumulator data to output latch and
OUT	PORTn, XA	(output buffer remains off)	outputs data from pins
MOV	@HL, A		
MOV	@HL, XA		
XCH	A, PORTn	Transfers pin data to accumulator and accumulator	Exchanges data between output latch and
XCH	XA, PORTn	data to output latch (output buffer remains off)	accumulator
XCH	A, @HL		
XCH	XA, @HL		
INCS	PORT	Increments pin data by 1 and latches it to output	Increments output latch contents by 1
INCS	@HL	latch	
SET1	<1>	Rewrites output latch contents of specified bit as	Changes status of output pin as specified by
CLR1	<1>	specified by instruction. However, output latch	instruction
MOV1	<1> , CY	contents of other bits are undefined	
SKTCL	R <1>		

Remark <1> : Indicates two addressing modes: PORTn, bit and PORTn.@L.

## 5.1.5 Connecting pull-up resistor

Each port pin of the  $\mu$ PD753036 can be connected with a pull-up resistor (except the P00 and BP0 through BP7 pins). Some pins can be connected with a pull-up resistor via software and the others can be connected by mask option.

Table 5-4 shows how to specify the connection of the pull-up resistor to each port pin. The pull-up resistor is connected via software in the format shown in Fig. 5-8.

The pull-up resistor can be connected only to the pins of ports 3 and 6 in the input mode. When the pins are set in the output mode, the pull-up resistor cannot be connected regardless of the setting of POGA, POGB.

Table 5-4 Specifying Connection of Pull-up Resistor

Port (Pin Name)	Specifying Connection of Pull-up Resistor	Specified Bit
Port 0 (P01-P03)Note	Connected internal pull-up resistor in 3-bit units via software	POGA.0
Port 1 (P10-P13)	Connected internal pull-up resistor in 4-bit units via software	POGA.1
Port 2 (P20-P23)		POGA.2
Port 3 (P30-P33)		POGA.3
Port 6 (P60-P63)		POGA.6
Port 7 (P70-P73)		POGA.7
Port 8 (P80-P83)		POGB.0
Port 4 (P40-P43)	Connected in 1-bit units by mask option	_
Port 5 (P50-P53)		


Note P00 pin cannot be connected with a pull-up resistor.

**Remark** The port pins of the  $\mu$ PD75P3036 are not connected with the pull-up resistor by the mask option, and are always open.


Fig. 5-8 Format of Pull-up Resistor Register

	Specification
0	Does not connect internal pull-up resistor
1	Connects internal pull-up resistor

# Pull-up resistor register group A



# Pull-up resistor specification register group B




## 5.1.6 I/O timing of digital I/O port

Fig. 5-9 shows the timing at which data is output to the output latch and the timing at which the pin data or the data of the output latch is loaded to the internal bus.


Fig. 5-10 shows the ON timing when a pull-up resistor is connected to a port pin via software.

Fig. 5-9 I/O Timing of Digital I/O Port


## (a) When data is loaded by 1-machine cycle instruction



## (b) When data is loaded by 2-machine cycle instruction



### (c) When data is latched by 1-machine cycle instruction



#### (d) When data is latched by 2-machine cycle instruction





Fig. 5-10 ON Timing of Pull-up Resistor Connected via Software



#### 5.2 Clock Generation Circuit

The clock generation circuit supplies various clocks to the CPU and peripheral hardware units and controls the operation mode of the CPU.

# 5.2.1 Configuration of clock generation circuit

Fig. 5-11 shows the configuration of the clock generation circuit.

Basic interval timer (BT) Timer/event counter Serial interface Watch timer Subsystem LCD · LCD controller/driver clock fхт controller/driver A/D converter oscillation Watch timer · INT0 noise rejection circuit circuit Clock output circuit Main system 1/1 to 1/4096 clock Divider circuit oscillation circuit 1/2 1/4 1/16 Selector WM.3 Oscillation stops SCC Selector Divider circuit SCC3 1/4 · CPU SCC0 nternal bus · INT0 noise rejection circuit · Clock output circuit **PCC** PCC0 PCC. HALT F/F STOPNote Q Clears PCC2, PCC3 STOP F/F Wait release signal from BT Q S RESET signal Standby release signal from R interrupt control circuit

Fig. 5-11 Block Diagram of Clock Generation Circuit

Note Instruction execution

**Remarks 1.** fx = main system clock frequency

- **2.** fxT = subsystem clock frequency
- 3.  $\Phi = CPU clock$
- 4. PCC: processor clock control register
- 5. SCC: system clock control register
- 6. One clock cycle (tcx) of  $\Phi$  is one machine cycle of an instruction.

#### 5.2.2 Function and operation of clock generation circuit

The clock generation circuit generates the following types of clocks and controls the operation mode of the CPU in the standby mode:

- Main system clock f>
- Subsystem clock fxT
- CPU clock
- · Clock to peripheral hardware

The operation of the clock generation circuit is determined by the processor clock control register (PCC) and system clock control register (SCC), as follows:

- (a) When the RESET signal is asserted, the slowest mode of the main system clock (10.7  $\mu$ s at 6.0 MHz) is selected (PCC = 0, SCC = 0).
- (b) The CPU clock can be changed in four steps (0.67, 1.33, 2.67, or 10.7  $\mu$ s at 6.0 MHz) by PCC with the main system clock selected.
- (c) Two standby modes, STOP and HALT, can be used with the main system clock selected.
- (d) Ultra low-speed, power-saving (122 ms at 32.768 kHz) can be performed with the subsystem clock selected by SCC. In this case, the value set for PCC has no influence on the CPU clock.
- (e) The oscillation of the main system clock can be stopped by SCC when the subsystem clock has been selected. Moreover, the HALT mode can be used. However, the STOP mode cannot be used. (The oscillation of the subsystem clock cannot be stopped.)
- (f) The main system clock is divided and supplied to the peripheral hardware units. The subsystem clock can be directly supplied only to the watch timer. Therefore, the watch function, and the LCD controller and buzzer output function that operate on the clock supplied from the watch timer can continue their operations even in the standby mode.
- (g) The watch timer and LCD controller can continue their operations when the subsystem clock has been selected. The serial interface and timer/event counter can continue operation when an external clock has been used as the clock. The other hardware units, however, operate on the main system clock and therefore, cannot be used when the main system clock is stopped.

#### (1) Processor clock control register (PCC)

PCC is a 4-bit register that selects the CPU clock  $\Phi$  with the lower 2 bits and controls the CPU operation mode with the higher 2 bits (refer to **Fig. 5-12**).

When either bit 3 or 2 of this register is set to "1", the standby mode is set. When the standby mode has been released by the standby release signal, both the bits are automatically cleared and the normal operation mode is set (for details, refer to **CHAPTER 7 STANDBY FUNCTION**).

The lower 2 bits of PCC are set by a 4-bit memory manipulation instruction (clear the higher 2 bits to "0"). Bits 3 and 2 are set to "1" by the STOP and HALT instructions, respectively.

The STOP and HALT instructions can always be executed regardless of the contents of MBE.

The CPU clock can be selected only when the processor operates with the main system clock. When the subsystem clock is used, the lower 2 bits of PCC are invalid, and the clock frequency is fixed to fxt/4. The STOP instruction can be executed only when the processor operates with the main system clock.

# **Examples 1.** To set the fastest mode of machine cycle (0.67 $\mu$ s at 6.0 MHz)

SEL MB15 MOV A, #0011B MOV PCC, A

**2.** To set the machine cycle to 1.63  $\mu$ s (fx = 4.19 MHz)


SEL MB15 MOV A, #0010B MOV PCC. A

To set STOP mode (be sure to write NOP instruction after STOP and HALT instructions)

NOP

PCC is cleared to "0" when the  $\overline{\text{RESET}}$  signal is asserted.

Fig. 5-12 Format of Processor Clock Control Register



#### (2) System clock control register (SCC)

SCC is a 4-bit register that selects CPU clock  $\Phi$  with its least significant bit and controls oscillation of the main system clock with the most significant bit (refer to **Fig. 5-13**).

Although bits 0 and 3 of SCC exist at the same data memory address, both the bits cannot be changed at the same time. To set bits 0 and 3 of SCC, therefore, use a bit manipulation instruction. Bits 0 and 3 of SCC can be always manipulated regardless of the content of MBE.

Oscillation of the main system clock can be stopped by setting bit 3 of SCC only when the processor operates with the subsystem clock. To stop oscillation of the main system clock, use the STOP instruction SCC is cleared to "0" when the RESET signal is asserted.

Address 0 Symbol FB7H SCC0 SCC3 SCC SCC3 SCC0 CPU clock selection Main system clock oscillation 0 0 Main system clock Can oscillate 0 1 Subsystem clock 1 Setting prohibited 1 Subsystem clock Oscillation stopped 1

Fig. 5-13 Format of System Clock Control Register

- Cautions 1. It takes up to 1/fxT to change the system clock. To stop oscillation of the main system clock, therefore, set SCC.3 to 1 after the subsystem clock has been selected and the number of machine cycles shown in Table 5-5 has elapsed.
  - 2. The STOP mode cannot be set even if the oscillation is stopped by setting SCC.3 when the processor operates with the main system clock.
  - 3. Do not set SCC.0 to "1" when PCC = 0001B ( $\Phi$  = fx/16). To change the system clock from the main to sub, set PCC in the other way (PCC  $\neq$  0001B).
    - Do not set PCC = 0001B while the processor operates with the subsystem clock.
  - 4. When SCC.3 is set to "1", the X1 input pin is internally short-circuited to Vss (ground potential) to suppress the leakage of the crystal oscillation circuit.

To use an external clock as the main system clock, therefore, do not set SCC.3 to "1".

# (3) System clock oscillation circuit


(i) The main system clock oscillation circuit is oscillated by the crystal or ceramic resonator connected across the X1 and X2 pins (4.194304 MHz TYP.).

An external clock can also be input.

Fig. 5-14 External Circuit of Main System Clock Oscillation Circuit

(a) Crystal or ceramic oscillation

(b) External clock




Caution The STOP mode cannot be set when an external clock is input because the X1 pin is internally short-circuited to Vss in the STOP mode.

(ii) The subsystem clock oscillation circuit is oscillated by the crystal resonator (32.768 kHz TYP.) connected across the XT1 and XT2 pins.

An external clock can also be input.

Fig. 5-15 External Circuit of Subsystem Clock Oscillation Circuit



Cautions 1. Wire the portion enclosed by the dotted line in Figs. 5-14 and 5-15 as follows to prevent adverse influence by wiring capacitance when using the main system clock and subsystem clock oscillation circuits.


- Keep the wiring length as short as possible.
- · Do not cross the wiring with any other signal lines.
- Do not route the wiring in the vicinity of any line through which a high alternating current is flowing.
- Always keep the potential at the connecting point of the capacitor of the oscillation circuit at the same level as V<sub>DD</sub>. Do not connect the wiring to a ground pattern through which a high current is flowing.
- · Do not extract signals from the oscillation circuit.


The amplification factor of the subsystem clock oscillation circuit is kept low to reduce the power consumption. Therefore, this is more susceptible to noise than the main system clock oscillation circuit. To use the subsystem clock oscillation circuit, therefore, you should exercise care with the wiring.

Fig. 5-16 shows incorrect examples of connecting the resonator.

Fig. 5-16 Incorrect Example of Connecting Resonator (1/2)

# (a) Wiring length too long







**Remark** When using the subsystem clock, take X1 and X2 in the above figures as XT1 and XT2. Also, connect a resistor in series with XT2.


Fig. 5-16 Incorrect Example of Connecting Resonator (2/2)


- (c) High alternating current close to signal line
- (d) Current flowing through power line of oscillation circuit (potential at points A, B, and C changes)





- (e) Signal extracted
- (f) Main system clock and subsystem clock signal lines close and in parallel with each other






**Remark** When using the subsystem clock, assume X1 and X2 in the above figures as XT1 and XT2. Also, connect a resistor in series with XT2.

Caution 2. In Fig. 5-16(f), XT2 and X1 are wired in parallel. In consequence, the cross-talk noise of X1 may be superimposed on XT2, causing malfunctioning.

To prevent this, connect the IC pin in between the XT2 and X1 pins to VDD.



# (4) Divider circuit

The divider circuit divides the output of the main system clock oscillation circuit (fx) to generate various clocks.

# (5) Control function of subsystem clock oscillation circuit

The subsystem clock oscillation circuit of the  $\mu$ PD753036 has the following two control functions:

- Function to select whether the internal feedback resistor is used or not, via software Note
- Function to decrease the drive current of the internal inverter to suppress the current consumption when the operating voltage is high (V<sub>DD</sub> ≥ 2.7 V)

Each function can be used by setting or resetting the bits 0 and 1 of the suboscillation circuit control register (SOS) (refer to **Fig. 5-17**).

Feedback resistor
Inverter

XT2

WDD

WDD

Fig. 5-17 Subsystem Clock Oscillation Circuit

**Note** When not using the subsystem clock, power supply current can be reduced by selecting SOS.0 = 1 (internal feedback resistor not used) when a STOP instruction is executed.

# (6) Suboscillation circuit control register (SOS)

The SOS register selects whether the internal feedback resistor is used or not, and controls the drive current of the internal inverter (refer to **Fig. 5-18**).

When the RESET signal is asserted, all the bits of this register are cleared to 0. The function of each flag of the SOS register is described below.

•

#### (a) SOS.0 (feedback resistor cut flag)

With the  $\mu$ PD753036, it can be selected via software by changing the status of SOS.0 whether the internal feedback resistor is used.

If SOS.0 is set to "1" when the resonator is not used, the feedback circuit is turned off. Therefore, current consumption can be reduced. When using the resonator, be sure to reset SOS.0 to "0" (to turn on the feedback circuit).

#### (b) SOS.1 (drive capability select flag)

The internal inverter of the subsystem clock oscillation circuit of the  $\mu$ PD753036 has a high drive current so that the inverter can operate on a low voltage (V<sub>DD</sub> = 1.8 V). If the supply voltage is high (V<sub>DD</sub>  $\geq$  2.7 V), therefore, the supply current increases. In this case, set SOS.1 to "1" to decrease the drive current of the inverter and thereby to reduce the supply current.

If SOS.1 is set to 1 when V<sub>DD</sub> is less than 2.7 V, oscillation may be stopped because the drive current runs short. Therefore, be sure to reset SOS.1 to "0" when V<sub>DD</sub> is less than 2.7 V.




Fig. 5-18 Format of Suboscillation Circuit Control Register (SOS)

**Remark** When the subsystem clock is not necessary, set the XT1 and XT2 pins and SOS register as follows:

XT1 : Connect to Vss or  $V_{\text{DD}}$ 

XT2 : Open SOS : 0001B

#### 5.2.3 Setting system clock and CPU clock

#### (1) Time required to select system clock and CPU clock

The system clock and CPU clock can be selected by using the least significant bit of SCC and the lower 2 bits of PCC. The processor does not operate with the selected clock, however, immediately after data has been written to the registers, for the duration of specific machine cycles. To stop oscillation of the main system clock, therefore, execute the STOP instruction or set the bit 3 of SCC after a specific time has elapsed.

Set Value before Selection Set Value after Selection SCC0 | PCC1 | PCC0 | SCC0 | PCC1 | PCC1 | PCC0 | SCC0 | PCC1 | PCC0 | SCC0 | PCC1 | PC1 SCC0 PCC1 PCC0 1 × X 0 0 1 machine cycle 1 machine cycle 1 machine cycle fx machine 64fxт cycle (3 machine cycles) 0 1 4 machine cycles 4 machine cycles 4 machine cycles fx machine 16fx⊤ cycle (11 machine cycles) 0 8 machine cycles 8 machine cycles 8 machine cycles machine 1 fx 8fхт cycle (23 machine cycles) 1 1 16 machine cycles 16 machine cycles 16 machine cycles fx machine 4fxT cycle (46 machine cycles) 1 1 machine cycle Setting prohibited 1 machine cycle 1 machine cycle

Table 5-5 Maximum Time Required to Select System Clock and CPU Clock

- Cautions 1. Do not set SCC.0 to "1" when PCC = 0001B ( $\Phi$  = fx/16). Before changing the system clock from main to sub, set PCC to the other values (PCC  $\neq$  0001B).
  - When the processor operates with the subsystem clock, do not set PCC = 0001B.
  - 2. The values of fx and fxt change depending on the ambient temperature of the resonators and variations in the performance of load capacitance. Especially, if fx is higher than the nominal value, or fxt is lower than the nominal value, the number of machine cycles calculated by expressions fx/64fxt, fx/16fxt, fx/8fxt, and fx/4fxt in the above table will be greater than the number of machine cycles calculated with the nominal values of fx and fxt. To set the wait time necessary for selecting the CPU clock, therefore, use the number of machine cycles greater than that calculated with the nominal values of fx and fxt.


**Remarks 1.** ( ): fx = 6.0 MHz, fxT = 32.768 kHz

- 2. x: don't care
- 3. The CPU clock  $\Phi$  is supplied to the internal CPU and its inverse number (defined to be 1 machine cycle in this manual) is the minimum instruction execution time.

#### (2) Procedure to select system clock and CPU clock

Fig. 5-19 illustrates the procedure to select the system clock and CPU clock.

Fig. 5-19 Selecting System Clock and CPU Clock



- <1> When the RESET signal is asserted, wait time Note during which oscillation is stabilized elapses. The CPU then starts operating at the slowest speed of the system clock (10.7  $\mu$ s at 6.0 MHz, 15.3  $\mu$ s at 4.19 MHz).
- <2> After the time during which the voltage on the VDD pin rises to the sufficient level at which the CPU can operate at the highest speed has elapsed, the contents of PCC are rewritten, and the CPU operates at the highest speed.
- <3> When the commercial power source is turned off, it is detected by an interrupt (use of INT4 is effective). Bit 0 of SCC is set to "1", and the CPU operates with the subsystem clock (at this time, oscillation of the subsystem clock must be started in advance). After the time required to change the system clock from the main to sub (46 machine cycles) has elapsed, set bit 3 of SCC to "1" to stop oscillation of the main system clock.
- <4> When the commercial power source is turned back on again, it is detected by an interrupt. Clear bit 3 of SCC to "0" to start oscillation of the main system clock. After the time necessary for the oscillation to become stabilized has elapsed, clear bit 0 of SCC to "0". This means that the CPU can operate at the highest speed.
- **Note** Can be selected from 2<sup>15</sup>/fx and 2<sup>17</sup>/fx by mask option.

 $2^{15}$ /fx 5.46 ms: at 6.0 MHz, 7.81 ms: at 4.19 MHz  $2^{17}$ /fx 21.8 ms: at 6.0 MHz, 31.3 ms: at 4.19 MHz

However, the wait time is fixed to  $2^{15}$ /fx because the  $\mu$ PD75P3036 has no mask option.

#### 5.2.4 Clock output circuit

#### (1) Configuration of clock output circuit

Fig. 5-20 shows the configuration of the clock output circuit.


# (2) Function of clock output circuit

The clock output circuit outputs a clock pulse from the P22/PCL/PTO2 pin and is used to supply a remote control output or a clock pulse to a peripheral LSI.

The clock pulse is output in the following procedure:

- (a) Select the clock output frequency. Disable clock output.
- (b) Write 0 to the output latch of P22.
- (c) Set port 2 in the output mode.
- (d) Disable timer/event counter (channel 2) output.
- (e) Enable clock output.

Fig. 5-20 Block Diagram of Clock Output Circuit



**Remark** The circuit has been designed so that a pulse with short width is not output when clock output is enabled or disabled.

#### (3) Clock output mode register (CLOM)

CLOM is a 4-bit register that controls clock output.


This register is set by a 4-bit memory manipulation instruction. CLOM cannot be read.

SEL MB15 ; or CLR1 MBE

MOV A, #1000B MOV CLOM, A

When the RESET signal is asserted, CLOM is cleared to "0", and clock output is disabled.

Fig. 5-21 Format of Clock Output Mode Register




Caution Be sure to clear bit 2 of CLOM to 0.

# (4) Application example of remote controller output

The clock output function of the  $\mu$ PD753036 can be used for remote controller output. The carrier frequency of the remote controller output is selected by the clock frequency select bit of the clock output mode register. Output of the pulse is enabled or disabled by controlling the clock output enable/disable bit via software. The circuit has been designed so that a pulse with a narrow width is not output when clock output is enabled or disabled.

Fig. 5-22 Application Example of Remote Controller Output



# 5.3 Basic Interval Timer/Watchdog Timer


The  $\mu$ PD753036 has an 8-bit basic interval timer/watchdog timer that has the following functions:

- (a) Interval timer operation to generate reference time interrupt
- (b) Watchdog timer operation to detect program hang-up and reset CPU
- (c) To select and count wait time when standby mode is released
- (d) To read count value

#### 5.3.1 Configuration of basic interval timer/watchdog timer

Fig. 5-23 shows the configuration of the basic interval timer/watchdog timer.

Fig. 5-23 Block Diagram of Basic Interval Timer/Watchdog Timer



Note Instruction execution

#### 5.3.2 Basic interval timer mode register (BTM)

BTM is a 4-bit register that controls the operation of the basic interval timer (BT).

This register is set by a 4-bit memory manipulation instruction.

Bit 3 of BT can be manipulated by a bit manipulation instruction.

**Example** To set interrupt generation interval to 1.37 ms (6.0 MHz)

SEL MB15 ; or CLR1 MBE

CLR1 WDTM


MOV A, #1111B

MOV BTM,A ; BTM  $\leftarrow$  1111B

When bit 3 of this register is set to "1", the contents of BT are cleared, and at the same time, the basic interval timer/watchdog timer interrupt request flag (IRQBT) is cleared (the basic interval timer/watchdog timer is started).

When the RESET signal is asserted, the contents of this register are cleared to "0", and the generation interval time of the interrupt request signal is set to the longest value.

Fig. 5-24 Format of Basic Interval Timer Mode Register



#### 5.3.3 Watchdog timer enable flag (WDTM)


WDTM is a flag that enables assertion of the reset signal when a overflow occurs.

This flag is set by a bit manipulation instruction. Once this flag has been set, it cannot be cleared by an instruction.

# Example To set watchdog timer function SEL MB15; or CLR1 MBE SET1 WDTM : SET1 BTM.3; Sets bit 3 of BTM to "1"

The content of this flag is cleared to 0 when the RESET signal is asserted.

Fig. 5-25 Format of Watchdog Timer Enable Flag (WDTM)



#### 5.3.4 Operation as basic interval timer

When WDTM is reset to "0", the interrupt request flag (IRQBT) is set by the overflow of the basic interval timer (BT), and the basic interval timer/watchdog timer operates as the basic interval timer. BT is always incremented by the clock supplied by the clock generation circuit and its counting operation cannot be stopped.

Four time intervals at which the interrupt occurs can be selected by BTM (refer to Fig. 5-24).

By setting bit 3 of BTM to "1", BT and IRQBT can be cleared (command to start the interval timer).

The count value of BT can be read by using an 8-bit manipulation instruction. No data can be written to BT. Start the timer operation as follows (<1> and <2> may be performed simultaneously):

- <1> Set interval time to BTM.
- <2> Set bit 3 of BTM to "1".

**Example** To generate interrupt at intervals of 1.37 ms (at 6.0 MHz)

SET1 MBE SEL MB15 MOV A, #1111B

MOV BTM, A ; Sets time and starts
EI ; Enables interrupt
EI IEBT ; Enables BT interrupt

#### 5.3.5 Operation as watchdog timer

The basic interval timer/watchdog timer operates as a watchdog timer that asserts the internal reset signal when an overflow occurs in the basic interval timer (BT), if WDTM is set to "1". However, if the overflow occurs during the oscillation wait time that elapses after the STOP instruction has been released, the reset signal is not asserted. (Once WDTM has been set to "1", it cannot be cleared by any means other than reset.) BT is always incremented by the clock supplied from the clock generation circuit, and its count operation cannot be stopped.

In the watchdog timer mode, a program hang-up is detected by using the interval time at which BT overflows. As this interval time, four values can be selected by using bits 2 through 0 of BTM (refer to **Fig. 5-24**). Select the interval time best-suited to detecting any hang-up that may occur in you system. Set an interval time, divide the program into several modules that can be executed within the set interval time, and execute an instruction that clears BT at the end of each module. If this instruction that clears BT is not executed within the set interval time (in other words, if a module of the program is not normally executed, i.e., if a hang up occurs), BT overflows, the internal reset signal is asserted, and the program is terminated forcibly. Consequently, asserting of the internal reset signal indicates occurrence and detection of a program hang-up.

Set the watchdog timer as follows (<1> and <2> may be performed simultaneously):

```
<1> Set interval time to BTM.
<2> Set bit 3 of BTM to "1".


Initial setting

Set WDTM to "1".
```


<4> After setting <1> through <3> above, set bit 3 of BTM to "1" within the interval time.

# **Example** To use the basic interval timer/watchdog timer as a watchdog timer with a time interval of 5.46 ms (at 6.0 MHz).

Divide the program into several modules, each of which is completed within the set time of BTM (5.46 ms), and clear BT at the end of each module. If a hang-up occurs, BT is not cleared within the set time. As a result, BT overflows, and the internal reset signal is asserted.



(After that, set bit 3 of BTM to "1" every 5.46 ms.)



#### 5.3.6 Other functions

The basic interval timer/watchdog timer has the following functions, regardless of the operations as the basic interval timer or watchdog timer:

- <1> Selects and counts wait time after standby mode has been released
- <2> Reads count value

#### (1) Selecting and counting wait time after STOP mode has been released

When the STOP mode has been released, a wait time elapses during which the operation of the CPU is stopped until the basic interval timer (BT) overflows, so that oscillation of the system clock becomes stabilized. The wait time that elapses after the RESET signal has been asserted is fixed by the mask option. When the STOP mode is released by an interrupt, however, the wait time can be selected by BTM. The wait time in this case is the same as the interval time shown in Fig. 5-24. Set BTM before setting the STOP mode (for details, refer to **CHAPTER 7 STANDBY FUNCTION**).

**Example** To set a wait time of 5.46 ms that elapses when the STOP mode has been released by an interrupt (at 6.0 MHz)

SET1 MBE
SEL MB15
MOV A, #1101B

MOV BTM, A ; Sets time

STOP ; Sets STOP mode

NOP

#### (2) Reading count value

The count value of the basic interval timer (BT) can be read by using an 8-bit manipulation instruction. No data can be written to the basic interval timer.

Caution To read the count value of BT, execute the read instruction two times to prevent undefined data from being read while the count value is updated. Compare the two read values. If the values are similar, take the latter value as the result. If the two values are completely different, redo from the beginning.

Examples 1. To read count value of BT

SET1 **MBE** 

SEL **MB15** 

MOV HL, #BT ; Sets address of BT to HL

LOOP: MOV XA, @HL ; Reads first time

> MOV BC, XA

MOV XA, @HL ; Reads second time

SKE XA, BC BR LOOP

2. To set a high-level width of a pulse input to INT4 interrupt (detected at both the edges) (the pulse width must not exceed the set value of BT, and the set value of BTM is 5.46 ms or longer (at 6.0 MHz))

<INT4 interrupt routine (MBE = 0)>

LOOP: MOV XA, BT ; Reads first time MOV BC, XA ; Stores data

MOV XA, BT ; Reads second time

SKE A, C BR LOOP MOV A, X SKE A, B BR LOOP

SKT PORT<sub>0.0</sub> P00 = 1?BR AA; NO

MOV XA, BC ; Stores data to data memory

MOV BUFF, XA

CLR1 FLAG ; Data found. Clears flag

RETI

AA: MOV HL, #BUFF

> MOV A, C **SUBC**

A, @HL L **INCS** MOV C, A A, B MOV A, @HL **SUBC** 

MOV B, A MOV XA, BC

MOV BUFF, XA ; Stores data

; Data found. Sets flag SET1 FLAG

**RETI** 

#### 5.4 Watch Timer

The  $\mu$ PD753036 is provided with one channel of watch timer. This watch timer has the following functions:

- (a) Sets a test flag (IRQW) at time intervals of 0.5 second. IRQW can be used to release the standby mode.
- (b) Can generate the time intervals of 0.5 second from both the main system clock and subsystem clock. Use a main clock frequency fx of 4.194304 MHz and a subsystem clock frequency of fxT of 32.768 kHz.
- (c) Can increase the time interval 128-fold (3.91 ms) in the fast forward mode. This is useful for debugging and testing the program.
- (d) Can output any frequency (2.048, 4.096, or 32.768 kHz) to the P23/BUZ pin to active a buzzer or trim the system clock oscillation frequency.
- (e) Can start the watch from zero second by clearing the divider circuit.

# 5.4.1 Configuration of watch timer

WM

WM7

Fig. 5-26 shows the configuration of the watch timer.

(512 Hz: 1.95 ms) ► fLCD (256 Hz: 3.91 ms) INTW IRQW \ Selector fw (32.768 kHz)  $\frac{f_w}{2^{14}}$ set 128 From clock signal (32.768 kHz) Selector Divider circuit generation 2 Hz circuit 0.5 sec 4 kHz 2 kHz (32.768 kHz)  $\frac{f_w}{2^4}$ Clear **2**<sup>3</sup> Selector Output buffer ► P23/BUZ

WM2 WM1

Bit test instruction

Internal bus

PORT2.3

P23

output latch

WM0

Bit 2 of PMGB

Port 2

I/O mode

Fig. 5-26 Block Diagram of Watch Timer

( ): fx = 4.194304 MHz, fxT = 32.768 kHz

WM5

WM3

8

WM4

# 5.4.2 Watch mode register

The watch mode register (WM) is an 8-bit register that controls the watch timer. Fig. 5-27 shows the format of this register.

All the bits of WM, except bit 3, are set by an 8-bit manipulation instruction. Bit 3 is used to test the input level of the XT1 pin. No data can be written to this bit.

All the bits, except bit 3, are cleared to "0" when the RESET signal is asserted.

Example To generate time interval from the main system clock (4.19 MHz) with the buzzer output enabled

CLR1 MBE

MOV XA, #84H

MOV WM, XA ; Sets WM

Fig. 5-27 Format of Watch Mode Register

Address	7	6	5	4	3	2	1	0	Symbol
F98H	WM7	0	WM5	WM4	WM3	WM2	WM1	WM0	WM

# BUZ output enable/disable bit

WM7	0	Disables BUZ output
	1	Enables BUZ output

# **BUZ** output frequency select bit

WM5	WM4	BUZ output frequency				
0	0	$\frac{f_W}{2^4}$ (2.048 kHz)				
0	1	$\frac{f_W}{2^3}$ (4.096 kHz)				
1	0	Setting prohibited				
1	1	fw (32.768 kHz)				

# Input level of XT1 pin (bit test only can be tested)

WM3	0	Input to XT1 pin is low
	1	Input to XT1 pinis high

# Watch operation enable/disable bit

WM2	0	Stops watch operation (clears divider circuit)
	1	Enables watch operation

# Operation mode select bit

W	M1	0	Normal watch mode (fw/2 <sup>14</sup> : Sets IRQW at 0.5-second intervals)
		1	Fast forward watch mode (fw/2 <sup>7</sup> : Sets IRQW at 3.91-ms intervals)

# Count clock (fw) select bit

WM0	0	Selects system clock division output: fx/128
	1	Selects subsystem clock: fxT

**Remark** ( ): fw = 32.768 kHz

#### 5.5 Timer/Event Counter

The  $\mu$ PD753036 is provided with three channels of timers/event counters. The timers/event counters have the following functions:

- (a) Programmable interval timer operation
- (b) Outputs square wave of any frequency to PTOn pin
- (c) Event counter operation
- (d) Divides TIn pin input by N and outputs to PTOn pin (divider circuit operation)
- (e) Supplies serial shift clock to serial interface circuit
- (f) Count status call function

The timers/event counters can operate in the following four modes selected by the corresponding mode registers.

**Table 5-6 Operation Modes** 

Mode	Channel	Channel 0	Channel 1	Channel 2	
8-bit timer/event	0	0	0		
	Gate control function	×Note	×	0	
PWM pulse gene	erator mode	×	×	0	
16-bit timer/ever	nt counter mode	×	(	)	
	Gate control function	×Note	0		
Carrier generato	r mode	×	0		

Note This function is used to generate a gate control signal.

# 5.5.1 Configuration of timer/event counter

Figs. 5-28 through 5-30 show the configuration of the timers/event counters.





Fig. 5-28 Block Diagram of Timer/Event Counter (Channel 0)

Note Execution of the instruction

User's Manual U10201EJ2V4UM00

Fig. 5-29 Block Diagram of Timer/Event Counter (Channel 1)






Fig. 5-30 Block Diagram of Timer/Event Counter (Channel 2)

# (1) Timer/event counter mode registers (TM0, TM1, TM2)

A mode register (TMn) is an 8-bit register that controls the corresponding timer/event counter. Figs. 5-31 through 5-33 show the formats of the various mode registers.

The timer/event counter mode register is set by an 8-bit memory manipulation instruction.

Bit 3 of this register is a timer start bit and can be manipulated in 1-bit units independently of the other bits.

This bit is automatically reset to "0" when the timer starts operating.

All the bits of the timer/event counter mode register are cleared to "0" when the RESET signal is asserted.

**Examples 1.** To start timer in interval timer mode of CP = 5.86 kHz (at 6.0 MHz)

SEL MB15 ; or CLR1 MBE

MOV XA, #01001100B

 $MOV \quad TMn, \ XA \qquad \quad ; \ TMn \leftarrow 4CH$ 

2. To restart timer according to setting of timer/event counter mode register

SEL MB15 ; or CLR1 MBE SET1 TMn.3 ; TMn.bit3  $\leftarrow$  1

Fig. 5-31 Format of Timer/Event Counter Mode Register (Channel 0)

Address	7	6	5	4	3	2	1	0	Symbol
FA0H	-	TM06	TM05	TM04	TM03	TM02	-	-	TM0

# Count pulse (CP) select bit

# fx = 6.0 MHz

TM06	TM05	TM04	Count pulse (CP)
0	0	0	Rising edge of TI0
0	0	1	Falling edge of TI0
1	0	0	fx/2 <sup>10</sup> (5.86 kHz)
1	0	1	fx/2 <sup>8</sup> (23.4 kHz)
1	1	0	fx/2 <sup>6</sup> (93.8 kHz)
1	1	1	fx/2 <sup>4</sup> (375 kHz)
Others	;		Setting prohibited

# fx = 4.19 MHz

TM06	TM05	TM04	Count pulse (CP)
0	0	0	Rising edge of TI0
0	0	1	Falling edge of TI0
1	0	0	fx/2 <sup>10</sup> (4.09 kHz)
1	0	1	fx/2 <sup>8</sup> (16.4 kHz)
1	1	0	fx/2 <sup>6</sup> (65.5 kHz)
1	1	1	fx/2 <sup>4</sup> (262 kHz)
Others	i		Setting prohibited

# Timer start command bit

TMO3	Clears counter and IRQT0 flag when "1" is written. Starts count operation if bit 2 is set to "1".
11000	if bit 2 is set to "1".

# Operation mode

TM02	Count operation			
0	Stops (count value retained)			
1	Count operation			

Fig. 5-32 Format of Timer/Event Counter Mode Register (Channel 1)

Address	7	6	5	4	3	2	1	0	Symbol
FA8H	_	TM16	TM15	TM14	TM13	TM12	TM11	TM10	TM1

# Count pulse (CP) select bit

#### fx = 6.0 MHz

TM16	TM15	TM14	Count pulse (CP)
0	0	0	Rising edge of TI1
0	0	1	Falling edge of TI1
0	1	0	Overflow of timer/event counter channel 2
0	1	1	fx/2 <sup>5</sup> (187 kHz)
1	0	0	fx/2 <sup>12</sup> (1.46 kHz)
1	0	1	fx/2 <sup>10</sup> (5.86 kHz)
1	1	0	fx/2 <sup>8</sup> (23.4 kHz)
1	1	1	fx/2 <sup>6</sup> (93.8 kHz)

# fx = 4.19 MHz

TM16	TM15	TM14	Count pulse (CP)
0	0	0	Rising edge of TI1
0	0	1	Falling edge of TI1
0	1	0	Overflow of timer/event counter channel 2
0	1	1	fx/2 <sup>5</sup> (131 kHz)
1	0	0	fx/2 <sup>12</sup> (1.02 kHz)
1	0	1	fx/2 <sup>10</sup> (4.09 kHz)
1	1	0	fx/2 <sup>8</sup> (16.4 kHz)
1	1	1	fx/2 <sup>6</sup> (65.5 kHz)

#### Timer start command bit

TM	13	Clears counter and IRQT1 flag when "1" is written. Starts count operation if bit 2 is set to "1".
----	----	---

#### Operation mode

TM12	Count operation
0	Stops (count value retained)
1	Count operation

# Operation mode select bit

TM11	TM10	Count pulse (CP)		
0	0	8-bit timer/event counter mode <sup>Note</sup>		
1	0	16-bit timer/event counter mode		
Others		Setting prohibited		

**Note** This mode is used as a carrier generator mode when used in combination with TM20, TM21 (=11) of timer/event counter mode register (channel 2).

Fig. 5-33 Format of Timer/Event Counter Mode Register (Channel 2)

Address	7	6	5	4	3	2	1	0	Symbol
F90H	-	TM26	TM25	TM24	TM23	TM22	TM21	TM20	TM2

# Count pulse (CP) select bit

# fx = 6.0 MHz

TM26	TM25	TM24	Count pulse (CP)
0	0	0	Rising edge of TI2
0	0	1	Falling edge of TI2
0	1	0	fx/2 (3.00 MHz)
0	1	1	fx (6.00 MHz)
1	0	0	fx/2 <sup>10</sup> (5.86 kHz)
1	0	1	fx/2 <sup>8</sup> (23.4 kHz)
1	1	0	fx/2 <sup>6</sup> (93.8 kHz)
1	1	1	fx/2 <sup>4</sup> (375 kHz)

# fx = 4.19 MHz

TM26	TM25	TM24	Count pulse (CP)
0	0	0	Rising edge of TI2
0	0	1	Falling edge of TI2
0	1	0	fx/2 (2.10 MHz)
0	1	1	fx (4.19 MHz)
1	0	0	fx/2 <sup>10</sup> (4.09 kHz)
1	0	1	fx/2 <sup>8</sup> (16.4 kHz)
1	1	0	fx/2 <sup>6</sup> (65.5 kHz)
1	1	1	fx/2 <sup>4</sup> (262 kHz)

#### Timer start command bit

TM23	Clears counter and IRQT2 flag when "1" is written. Starts count operation if bit 2 is set to "1".
------	---

# Operation mode

TM22	Count operation
0	Stops (count value retained)
1	Count operation

# Operation mode select bit

TM21	TM20	Mode
0	0	8-bit timer/event counter mode
0	1	PWM pulse generator mode
1	0	16-bit timer/event counter mode
1	1	Carrier generator mode


## (2) Timer/event counter output enable flags (TOE0, TOE1)

Timer/event counter output enable flags TOE0 and TOE1 enable or disable output to the PTO0 and PTO1 pins in the timer out F/F (TOUT F/F) status.

The timer out F/F is inverted by a coincidence signal from the comparator. When bit 3 of timer/event counter mode register TM0 or TM1 is set to "1", the timer out F/F is cleared to "0".

TOE0, TOE1, and timer out F/F are cleared to "0" when the RESET signal is asserted.

Fig. 5-34 Format of Timer/Event Counter Output Enable Flag



# (3) Timer/event counter control register (TC2)

The timer/event counter control register (TC2) is an 8-bit register that controls the timer/event counter. Fig. 5-35 shows the format of this register.

TC2 is set by an 8- or 4-bit manipulation instruction and bit manipulation instruction.

All the bits of TC2 are cleared to 0 when the internal reset signal is asserted.

Fig. 5-35 Format of Timer/Event Counter Control Register

Address	7	6	5	4	3	2	1	0	Symbol
F92H	TGCE	-	-	-	TOE2	REMC	NRZB	NRZ	TC2

# Gate control enable flag

TGCE	Gate control
0	Disabled (Timer/event counter performs count operation regardless of status of sampling clock if bit 2 of TM2 is set to "1".)
1	Enabled (Timer/event counter performs count operation when sampling clock is high if bit 2 of TM2 is set to "1", and stops count operation when sampling clock is low.)

#### Timer output enable flag

TOE2	Timer output
0	Disabled (low level output)
1	Enabled

# Remote controller output control flag

REMC	Remote controller output
0	Outputs carrier pulse when NRZ = 1
1	Outputs high level when NRZ = 1

#### No return zero buffer flag

NRZB	No return zero data to be output next. Transferred to NRZ when interrupt of timer/event counter (channel 1) occurs
------	--

# No return zero flag

NRZ	No return zero data
0	Outputs low level
1	Outputs carrier pulse or high level

#### 5.5.2 Operation in 8-bit timer/even counter mode

In this mode, a timer/event counter is used as an 8-bit timer/event counter. In this case, the timer/event counter operates as an 8-bit programmable interval timer or event counter.

## (1) Register setting

In the 8-bit timer/event counter mode, the following four registers are used:

- Timer/event counter mode register (TMn)
- Timer/event counter control register (TC2)Note
- Timer/event counter count register (Tn)
- Timer/event counter modulo register (TMODn)

**Note** Channels 0 and 1 of the timer/event counter use the timer/event counter output enable flags (TOE0 and TOE1).

#### (a) Timer/event counter mode register (TMn)

In the 8-bit timer/event counter mode, set TMn as shown in Fig. 5-36 (for the format of TMn, refer to Figs. 5-31 through 5-33).

TMn is manipulated by an 8-bit manipulation instruction. Bit 3 is a timer start command bit which can be manipulated in 1-bit units. This bit is automatically cleared to 0 when the timer starts operating. TMn is cleared to 00H when the internal reset signal is asserted.

Fig. 5-36 Setting of Timer/Event Counter Mode Register (1/3)

# (a) Timer/event counter (channel 0)

Address	7	6	5	4	3	2	1	0	Symbol
FA0H	_	TM06	TM05	TM04	TM03	TM02	-	_	TM0

# Count pulse (CP) select bit

TM06	TM05	TM04	Count pulse (CP)
0	0	0	Rising edge of TI0
0	0	1	Falling edge of TI0
1	0	0	fx/2 <sup>10</sup>
1	0	1	fx/2 <sup>8</sup>
1	1	0	fx/2 <sup>6</sup>
1	1	1	fx/2 <sup>4</sup>
Others	;		Setting prohibited

# Timer start command bit

тмоз	Clears counter and IRQT0 flag when "1" is written. Starts count operation if bit 2 is set to "1".
------	---

# Operation mode

TM02	Count operation
0	Stops (count value retained)
1	Count operation

# Fig. 5-36 Setting of Timer/Event Counter Mode Register (2/3)

# (b) Timer/event counter (channel 1)

Address	7	6	5	4	3	2	1	0	Symbol
FA8H	Ī	TM16	TM15	TM14	TM13	TM12	TM11	TM10	TM1

# Count pulse (CP) select bit

TM16	TM15	TM14	Count pulse (CP)
0	0	0	Rising edge of TI1
0	0	1	Falling edge of TI1
0	1	0	Overflow of timer/event counter channel 2
0	1	1	fx/2 <sup>5</sup>
1	0	0	fx/2 <sup>12</sup>
1	0	1	fx/2 <sup>10</sup>
1	1	0	fx/2 <sup>8</sup>
1	1	1	fx/2 <sup>6</sup>

#### Timer start command bit

TM13	Clears counter and IRQT1 flag when "1" is written. Starts count operation if bit 2 is set to "1".
------	---

# Operation mode

TM12	Count operation
0	Stops (count value retained)
1	Count operation

# Operation mode select bit

TM11	TM10	Mode
0	0	8-bit timer/event counter mode

Fig. 5-36 Setting of Timer/Event Counter Mode Register (3/3)

# (c) Timer/event counter (channel 2)

Address	7	6	5	4	3	2	1	0	Symbol
F90H	_	TM26	TM25	TM24	TM23	TM22	TM21	TM20	TM2

# Count pulse (CP) select bit

TM26	TM25	TM24	Count pulse (CP)
0	0	0	Rising edge of TI2
0	0	1	Falling edge of TI2
0	1	0	fx/2
	1	1	fx
	1	- 1	fx/2 <sup>10</sup>
<del>                                     </del>	0	0	
1	0	1	fx/2 <sup>8</sup>
1	1	0	fx/2 <sup>6</sup>
1	1	1	fx/2 <sup>4</sup>

# Timer start command bit

TM23 Clears counter and IRQT2 flag when "1" is written. Starts count operation if bit 2 is set to "1".
--

# Operation mode

TM22	Count operation
0	Stops (count value retained)
1	Count operation

# Operation mode select bit

TM21	TM20	Mode
0	0	8-bit timer/event counter mode

#### (b) Timer/event counter control register (TC2)

In the 8-bit timer/event counter mode, set TC2 as shown in Fig. 5-37 (for the format of TC2, refer to **Fig. 5-35 Format of Timer/Event Counter Control Register**).

TC2 is manipulated by an 8- or 4-bit, or bit manipulation instruction.

The value of TC2 is cleared to 00H when the internal reset signal is asserted.

The flags shown in a solid line in the figure below are used in the 8-bit timer/event counter mode.

Do not use the flags shown by a dotted line in the figure below in the 8-bit timer/event counter mode (clear these flags to 0).

Fig. 5-37 Setting of Timer/Event Counter Control Register

7	6	5	4	3	2	1	0	Symbol
TGCE				TOE2	REMC	NRZB	NRZ	TC2


#### Gate control enable flag

TGCE	Gate control
0	Disabled (Timer/event counter performs count operation regardless of status of sampling clock if bit 2 of TM2 is set to "1".)
1	Enabled (Timer/event counter performs count operation when sampling clock is high if bit 2 of TM2 is set to "1", and stops count operation when sampling clock is low.)

#### Timer output enable flag

TOE2	Timer output				
0	Disabled (low level output)				
1	Enabled				

Fig. 5-38 Setting of Timer/Event Counter Output Enable Flag



#### (2) Time setting of timer/event counter

[Timer set time] (cycle) is calculated by dividing the [contents of modulo register + 1] by the [count pulse (CP) frequency] selected by the mode register.

T (sec) = 
$$\frac{n+1}{f_{CP}}$$
 = (n+1) · (resolution)

where,

T (sec) : timer set time (seconds) fcp (Hz) : CP frequency (Hz)

n : contents of modulo register ( $n \neq 0$ )

Once the timer has been set, interrupt request flag IRQTn is set at the set time interval of the timer.

Table 5-7 shows the resolution of each count pulse of the timer/event counter and the longest set time (time when FFH is set to the modulo register).

Table 5-7 Resolution and Longest Set Time (1/2)

#### (a) Timer/event counter (channel 0)

Мс	Mode Register		At 6.0 MHz		At 4.19 MHz		
TM06	TM05	TM04	Resolution	Longest set time	Resolution	Longest set time	
1	0	0	171 μs	43.7 ms	244 μs	62.5 ms	
1	0	1	42.7 μs	10.9 ms	61.0 <i>μ</i> s	15.6 ms	
1	1	0	10.7 <i>μ</i> s	2.73 ms	15.3 <i>μ</i> s	3.91 ms	
1	1	1	2.67 μs	683 μs	3.82 μs	977 μs	

# (b) Timer/event counter (channel 1)

Mode Register		At 6.0 MHz		At 4.19 MHz		
TM16	TM15	TM14	Resolution	Longest set time	Resolution	Longest set time
0	1	1	5.33 μs	1.37 ms	7.64 μs	1.95 ms
1	0	0	683 μs	175 ms	980 μs	250 ms
1	0	1	171 μs	43.7 ms	244 μs	62.5 ms
1	1	0	42.7 μs	10.9 ms	61.0 <i>μ</i> s	15.6 ms
1	1	1	10.7 μs	2.73 ms	15.3 <i>μ</i> s	3.91 μs

Table 5-7 Resolution and Longest Set Time (2/2)

#### (c) Timer/event counter (channel 2)

Mode Register		At 6.0	) MHz	At 4.19 MHz		
TM26	TM25	TM24	Resolution	Longest set time	Resolution	Longest set time
0	1	0	333 ns	85.3 μs	477 ns	122 μs
0	1	1	167 ns	42.7 μs	239 ns	61.1 <i>μ</i> s
1	0	0	171 <i>μ</i> s	43.7 ms	244 μs	62.5 ms
1	0	1	42.7 μs	10.9 ms	61.0 <i>μ</i> s	15.6 ms
1	1	0	10.7 <i>μ</i> s	2.73 ms	15.3 <i>μ</i> s	3.91 ms
1	1	1	2.67 μs	683 μs	3.82 μs	977 μs

#### (3) Timer/event counter operation

The timer/event counter operates as follows. To perform this operation, clear the gate control enable flag (TGCE) of the timer/event counter control register (TC2) to 0.

Fig. 5-39 shows the configuration when the timer/event counter operates.

- <1> The count pulse (CP) is selected by the mode register (TMn) and is input to the count register (Tn).
- <2> The contents of Tn are compared with those of the modulo register (TMODn). When the contents of these registers coincide, a coincidence signal is generated, and the interrupt request flag (IRQTn) is set. At the same time, the timer out flip/flop (TOUT F/F) is inverted.

Fig. 5-40 shows the timing of the timer/event counter operation.

The timer/event counter operation is usually started in the following procedure:


- <1> Set the number of counts to TMODn.
- <2> Sets the operation mode, count pulse, and start command to TMn.

## Caution Set a value other than 00H to the modulo register (TMODn).

To use the timer/event counter output pin (PTOn), set the P2n pin as follows:


- <1> Clear the output latch of P2n.
- <2> Set port 2 in the output mode.
- <3> Disconnect the pull-up resistor from port 2. (when output PTO2, disable PCL output.)
- <4> Set the timer/event counter output enable flag (TOEn) to 1.

Fig. 5-39 Configuration When Timer/Event Counter Operates



Note The signal output to the serial interface can be output only by channel 0 of the timer/event counter.

Fig. 5-40 Count Operation Timing



#### (4) Event counter operation with gate control function (8 bits)

The timer/event counter (channel 2) can be used as an event counter possessing a gate control function. When this function is used, set the gate control enable flag (TGCE) of the timer/event counter control register to 1. When the timer/event counter channel 0 counts to the specified number, the gate signal is generated. When the gate signal (output of TOUT F/F of T0) is high, the count pulse of the timer/event counter (channel 2) can be counted as shown in Fig. 5-42 (for details, refer to (3) Timer/event counter operation).

- <1> The count pulse (CP) is selected by the mode register (TM2) and CP is input to the count register (T2) when the gate signal is high.
- <2> An interrupt occurs at the rising and falling edges of the gate signal. Usually, the contents of T2 are read by the subroutine of the interrupt that occurs at the falling edge and T2 is cleared to prepare for the next count operation.

Fig. 5-42 shows the timing of the event counter operation.

The event counter operation is usually started in the following procedure:


- <1> Set the operation mode, count pulse, and counter clear command to TM2.
- <2> Set the number of counts to TMOD0.
- <3> Set the operation mode, count pulse, and start command to TM0.

Caution Set a value other than 00H to the modulo registers (TMOD0 and TMOD2).

INTT0 (IRQT0 set signal) Modulo register (TMOD0) TIO O Coincidence Internal clock TOUT Comparator -O PTO0 MPX F/F Count register (T0) Clear (IRQT2 set signal) Modulo register (TMOD2) TI2 ○ Coincidence TOUT Internal clock Comparator **-**○ PTO2 MPX F/F Count register (T2) Clear

Fig. 5-41 Configuration When Event Counter Operates





#### (5) Application of 8-bit timer/event counter mode

- (a) As an interval timer that generates an interrupt at 50-ms intervals
  - Set the higher 4 bits of the mode register (TMn) to 0100B, and select 62.3 ms (fx = 4.19 MHz) as the longest set time.
  - Set the lower 4 bits of TMn to 1100B.
  - The set value of the modulo register (TMODn) is as follows:

$$\frac{50 \text{ ms}}{244 \mu \text{s}} = 205 = \text{CDH}$$

## <Program example>

SEL MB15 ; or CLR1 MBE

MOV XA, #0CCH

MOV TMODn, XA ; Sets modulo

MOV XA, #01001100B

MOV TMn, XA ; Sets mode and starts timer

EI ; Enables interrupt
EI IETn ; Enables timer interrupt

**Remark** In this application, the TIn pin can be used as an input pin.

- (b) To generate interrupt when the number of pulses input from the TIn pin reaches 100 (pulse is high-active)
  - Set the higher 4 bits of the mode register (TMn) to 0000B and select the rising edge.
  - Set the lower 4 bits of TMn to 1100B.
  - Set the modulo register (TMODn) to 99 = 100 1.

#### <Program example>

SEL MB15 ; or CLR1 MBE

MOV XA, #100-1

MOV TMODn, XA ; Sets modulo

MOV XA, #00001100B

MOV TMn, XA : Sets mode and starts count

ΕI

El IETn ; Enables INTTn

(c) As an event counter that performs measurement in the sampling period (15 ms) and hold period (2 ms) after a disable period of 121  $\mu$ s

Set the timer/event counter (channel 0) as follows:

- Set the higher 4 bits of the mode register (TM0) to 0101B and select 15.6 ms as the longest set time.
- Set the lower 4 bits of TM0 to 1100B, select the 8-bit timer/event counter mode and count operation, and issue the timer start command.
- Set the modulo register (TMOD0) to 01H (121 μs) the first time, and then to 20H (15.03 ms) and F5H (2.02 ms).

Set the timer/event counter (channel 2) as follows:

- Set the higher 4 bits of TM2 to 0000B and select the TI2 rising edge.
- Set the lower 4 bits of TM2 to 1100B, and select the 8-bit timer/counter mode and count operation, and issue the counter clear command.
- Set TGCE to "1" to enable gate control.
- Set the maximum set value FFH to TMOD2.
- Specify MEM as the memory that stores the contents of the count register (T2).

#### <Program example>

d)
mand

; <Subroutine> **INCS** В SKE B, #02H BR SAMP HOLD: MOV XA, #020H MOV TMOD0, XA ; Rewrites modulo (2 ms) MOV XA, T2 MOV MEM, XA ; Reads counter SET1 TM2.3 ; Clears counter MOV B, #00H BR **END** SAMP: MOV XA, #0F5H MOV TMOD0, XA ; Rewrites modulo (15 ms) **END RETI** 

**Remark** In this application, TIO and TI1 can be used as input pins.

When the sampling clock goes high, the counting operation is started, and at the same time, the interrupt occurs the first time. The value of TMOD0 is rewritten to F5H. After that, the counting operation continues for 15 ms.

When the sampling clock goes low, the counting operation is stopped, and at the same time, the interrupt occurs the second time. The value of TMOD0 is rewritten to 20H. After that, the counting operation is stopped for 2 ms. The contents of T2 are read, and then T2 is cleared in preparation for the next count operation.

This series of operations is repeated.

#### 5.5.3 Operation in PWM pulse generator mode (PWM mode)

In the PWM mode, the timer/event counter operates as an 8-bit PWM pulse generator.

#### (1) Register setting

In the PWM mode, the following five registers are used:

- Timer/event counter mode register (TM2)
- Timer/event counter control register (TC2)
- Timer/event counter count register (T2)
- Timer/event counter high-level period setting modulo register (TMOD2H)
- Timer/event counter modulo register (TMOD2)

# (a) Timer/event counter mode register (TM2)

In the PWM mode, set TM2 as shown in Fig. 5-43 (for the format of TM2, refer to Fig. 5-33 Format of Timer/Event Counter Mode Register (Channel 2)).

TM2 is manipulated by an 8-bit manipulation instruction. Bit 3 is a timer start command bit which can be manipulated in 1-bit units and is automatically cleared to 0 when the timer starts operating. TM2 is also cleared to 00H when the internal reset signal is asserted.

Fig. 5-43 Setting of Timer/Event Counter Mode Register

Address 7 6 5 4 3 2 1 0 Symbol F90H TM26 TM25 TM24 TM23 TM22 TM21 TM20 TM2

# Count pulse (CP) select bit

TM26	TM25	TM24	Count pulse (CP)
0	0	0	Rising edge of TI2
0	0	1	Falling edge of TI2
0	1	0	fx/2
0	1	1	fx
1	0	0	fx/2 <sup>10</sup>
1	0	1	fx/2 <sup>8</sup>
1	1	0	f <sub>x</sub> /2 <sup>6</sup>
1	1	1	fx/2 <sup>4</sup>

# Timer start command bit

count operation

#### Operation mode

TM22	Count operation			
0	Stops (count value retained)			
1	Count operation			

# Operation mode select bit

TM21	TM20	Mode
0	1	PWM pulse generator mode

#### (b) Timer/event counter control register (TC2)

In the PWM mode, set TC2 as shown in Fig. 5-44 (for the format of TC2, refer to **Fig. 5-35 Format of Timer/Event Counter Control Register)**.

TC2 is manipulated by an 8-, 4-, or bit manipulation instruction.

TC2 is cleared to 00H when the internal reset signal is asserted.

The flags shown by a solid line in the figure below are used in the PWM mode.

Do not use the flags shown by a dotted line in the PWM mode (clear these flags to 0).

Fig. 5-44 Setting of Timer/Event Counter Control Register



#### Timer output enable flag

TOE2	Timer output					
0	Disabled (low level output)					
1	Enabled					

#### (2) PWM pulse generator operation

The PWM pulse generator operation is performed as follows. Fig. 5-45 shows the configuration of the timer/event counter in the PWM pulse generator mode.

- <1> A count pulse (CP) is selected by the mode register (TM2), and is input to the count register (T2).
- The contents of T2 are compared with those of the high-level period setting modulo register (TMOD2H). If the contents of the two registers coincide, a coincidence signal is generated, and the timer output flip-flop (TOUT F/F) is inverted.
- <3> The contents of T2 are compared with those of the modulo register (TMOD2). When the contents of the two registers coincide, a coincidence signal is generated, and an interrupt request flag (IRQT2) is set. At the same time, TOUT F/F is inverted.
- <4> The operations <2> and <3> are alternately repeated.

Fig. 5-46 shows the timing of the PWM pulse generator operation.

The PWM pulse generator operation is usually started in the following procedure:


- <1> Set the number of counts to TMOD2H.
- <2> Sets the number of low levels to TMOD2.
- <3> Set an operation mode, count pulse, and start command to TM2.

# Caution Set a value other than 00H to the modulo register (TMOD2) and high-level period setting modulo register (TMOD2H).

To use the timer/event counter output pin (PTO2), set the P22 pin as follows:

- <1> Clear the output latch of P22.
- <2> Set port 2 in the output mode.
- <3> Disconnect the pull-up resistor from port 2, and disable PCL output.
- <4> Set the timer/event counter output enable flag (TOE2) to 1.

Fig. 5-45 Configuration in PWM Pulse Generator Operation






Fig. 5-46 Timing of PWM Pulse Generator Operation

## (3) Application of PWM mode

To output a pulse with a frequency of 38.0 kHz (cycle of 26.3  $\mu$ s) and a duty factor of 1/3 to the PTO2 pin

- Set the higher 4 bits of the mode register (TM2) to 0011B and select 61.1  $\mu$ s (at 4.19 MHz) as the longest set time.
- Set the lower 4 bits of TM2 to 1101B, and select the PWM mode and count operation, and issue the timer start command.
- Set the timer output enable flag (TOE2) to "1" to enable timer output.
- Set the high-level period setting modulo register (TMOD2H) as follows:

$$\frac{1}{3} \cdot \frac{26.3 \ \mu s}{239 \ ns} -1 = 36.7 - 1 = 36 = 24H$$

• The set value of the modulo register (TMOD2) is as follows:

$$\frac{2}{3}$$
  $\cdot \frac{26.3 \,\mu\text{s}}{239 \,\text{ns}}$   $-1 = 73.4 - 1 = 72 = 48 \text{H}$ 

## <Program example>

SEL MB15 ; or CLR1 MBE

SET1 TOE2 ; Enables timer output

MOV XA, #024H

MOV TMOD2H, XA ; Sets modulo (high-level period)

MOV XA, #48H

MOV TMOD2, XA ; Sets modulo (low-level period)

MOV XA, #00111101H

MOV TM2, XA ; Sets mode and starts timer

Remark In this application, TI0, TI1, and TI2 pins can be used as input pins.

#### 5.5.4 Operation in 16-bit timer/event counter mode

In this mode, two timer/event counter channels, 1 and 2, are used in combination to implement 16-bit programmable interval timer or event timer operation.

#### (1) Register setting

In the 16-bit timer/event counter mode, the following seven registers are used:

- Timer/event counter mode registers TM1 and TM2
- Timer/event counter control register TC2<sup>Note</sup>
- · Timer/event count registers T1 and T2
- Timer/event count modulo registers TMOD1 and TMO2

Note Timer/event counter channel 1 uses the timer/event counter output enable flag (TOE1).

# (a) Timer/event counter mode registers (TM1 and TM2)

In the 16-bit timer/event counter mode, TM1 and TM2 are set as shown in Fig. 5-47 (for the formats of TM1 and TM2, refer to Fig. 5-32 Format of Timer/Event Counter Mode Register (Channel 1) and Fig. 5-33 Format of Timer/Event Counter Mode Register (Channel 2)).

TM1 and TM2 are manipulated by an 8-bit manipulation instruction. Bit 3 of these registers is a timer start command bit that can be manipulated in 1-bit units and is automatically cleared to 0 when the timer starts operating.

TM1 and TM2 are cleared to 00H when the internal reset signal is asserted.

The flags shown by a solid line in Fig. 5-46 are used in the 16-bit timer/event counter mode.

Do not use the flags shown by a dotted line in the 16-bit timer/event counter mode (clear these flags to 0).

Fig. 5-47 Setting of Timer/Event Counter Mode Registers

Address	7	6	5	4	3	2	1	0	Symbol
FA8H	-	TM16	TM15	TM14	TM13	TM12	TM11	TM10	TM1
·									
F90H	_	TM26	TM25	TM24	TM23	TM22	TM21	TM20	TM2

# Count pulse (CP) select bit

TMn6	TMn5	TMn4	TM1	TM2
0	0	0	Rising edge of TI1	Rising edge of TI2
0	0	1	Falling edge of TI1	Falling edge of TI2
0	1	0	Overflow of count register (T2)	fx/2
0	1	1	fx2 <sup>5</sup>	fx
1	0	0	fx/2 <sup>12</sup>	fx/2 <sup>10</sup>
1	0	1	fx/2 <sup>10</sup>	fx/2 <sup>8</sup>
1	1	0	fx/2 <sup>8</sup>	fx/2 <sup>6</sup>
1	1	1	fx/2 <sup>6</sup>	fx/2 <sup>4</sup>

# Timer start command bit

TMOO	Clears counter and IRQTn flag when "1" is written. Starts count operation if bit 2 is set to "1".
I IVIZO	if bit 2 is set to "1".

# Operation mode

TM22	Count operation					
0	Stops (count value retained)					
1	Count operation					

# Operation mode select bit

TM21	TM20	TM11	TM10	Mode
1	0	1	0	16-bit timer/event counter mode

## (b) Timer/event counter control register (TC2)

In the 16-bit timer/event counter mode, set TC2 as shown in Fig. 5-48 (for the format of TC2, refer to **Fig. 5-35 Format of Timer/Event Counter Control Register**).


TC2 is manipulated by an 8-, 4-, or bit manipulation instruction.

TC2 is cleared to 00H when the internal reset signal is asserted.

The flags shown by a solid line in Fig. 5-47 are used in the 16-bit timer/event counter mode.

Do not use the flags shown by a dotted line in the 16-bit timer/event counter mode (clear these flags to 0).

Fig. 5-48 Setting of Timer/Event Counter Control Register



#### Gate control enable flag

TGCE	Gate Control
0	Disabled (Timer/event counter performs count operation regardless of status of sampling clock if bit 2 of TM2 is set to "1".)
1	Enabled (Timer/event counter performs count operation when sampling clock is high if bit 2 of TM2 is set to "1". and stops count operation when sampling clock is low.)

# Timer output enable flag

TOE2	Timer Output					
0	Disabled (low level output)					
1	Enabled					

#### (2) Time setting of timer/event counter

[Timer set time] (cycle) is calculated by dividing the [contents of modulo register + 1] by the [count pulse (CP) frequency] selected by the mode register.

T (sec) = 
$$\frac{n+1}{f_{CP}}$$
 = (n+1) · (resolution)

where,

T (sec) : timer set time (seconds)

fcp (Hz) : CP frequency (Hz)

n : contents of modulo register  $(n \neq 0)$ 

Once the timer has been set, interrupt request flag IRQT2 is set at the set time interval of the timer.

Table 5-8 shows the resolution of each count pulse of the timer/event counter and the longest set time (time when FFH is set to the modulo register).

Table 5-8 Resolution and Longest Set Time

# (a) Timer/event counter (channel 1)

Mode Register			At	6.0 MHz	At 4.19 MHz		
TM16	TM15	TM14	Resolution	Longest set time	Resolution	Longest set time	
0	1	1	5.33 μs	350 ms	7.64 μs	500 ms	
1	0	0	683 μs	44.7 s	980 μs	64.3 s	
1	0	1	171 μs	11.2 s	244 μs	16.0 ms	
1	1	0	42.7 μs	2.80 s	61.0 <i>μ</i> s	4.0 ms	
1	1	1	10.7 μs	699 ms	15.3 <i>μ</i> s	1.0 μs	

# (b) Timer/event counter (channel 2)

Mode Register			At	6.0 MHz	At 4.19 MHz		
TM26	TM25	TM24	Resolution	Longest set time	Resolution	Longest set time	
0	1	0	333 ns	21.8 ms	477 ns	31.2 ms	
0	1	1	167 ns	10.9 ms	239 ns	15.6 ms	
1	0	0	171 μs	11.2 s	244 μs	16.0 s	
1	0	1	42.7 μs	2.80 s	61.0 μs	4.0 s	
1	1	0	10.7 μs	699 ms	15.3 <i>μ</i> s	1.0 s	
1	1	1	2.67 μs	175 ms	3.82 μs	250 ms	

#### (3) Timer/event counter operation

The timer/event counter operates as follows. To perform this operation, clear the gate control enable flag (TGCE) of the timer/event counter control register (TC2) to 0.

Fig. 5-49 shows the configuration when the timer/event counter operates.

- <1> The count pulse (CP) is selected by the mode registers TM1 and TM2 and is input to count register T2.
  The overflow of T2 is input to count register T1.
- <2> The contents of T1 are compared with those of modulo register TMOD1. When the contents of these registers coincide, a coincidence signal is generated.
- <3> The contents of T2 are compared with those of modulo register TMOD2. When the contents of these registers coincide, a coincidence signal is generated.
- <4> If the coincidence signals in <2> and <3> overlap, interrupt request flag IRQT2 is set. At the same time, timer out flip-flop TOUT F/F is inverted.

Fig. 5-50 shows the operation timing of the timer/event counter operation.

The timer/event counter operation is usually started by the following procedure:

- <1> Set the higher 8 bits of the number of counts 16 bits wide to TMOD1.
- <2> Set the lower 8 bits of the number of counts 16 bits wide to TMOD2.
- <3> Set the count pulse to TM1.
- <4> Set the operation mode, count pulse, and start command to TM2.

## Caution Set a value other than 00H to the modulo register (TMOD2).

To use timer/event counter output pin PTO2, set the P22 pin as follows:

- <1> Clear the output latch of P22.
- <2> Set port 2 in the output mode.
- <3> Disconnect the pull-up resistor from port 2, and disable PCL output.
- <4> Set timer/event counter output enable flag TOE2 to 1.






Fig. 5-49 Configuration When Timer/Event Counter Operates





#### (4) Event counter operation with gate control function (16 bits)

The timer/event counter channels 1 and 2 can be used as an event counter having a gate control function. When this function is used, set the gate control enable flag (TGCE) of the timer/event counter control register to 1

When the timer/event counter channel 0 counts to the specified number, the gate signal is generated. When the gate signal (output of TOUT F/F of T0) is high, the count pulse of the timer/event counter channel 1 and 2 can be counted as shown in Fig. 5-52 (for details, refer to (3) Timer/event counter operation).

- <1> The count pulse (CP) is selected by mode registers TM1 and TM2, and CP is input to count register (T2) when the gate signal is high. The overflow of T2 is input to count register T1.
- <2> An interrupt occurs at the rising and falling edges of the gate signal. Usually, the contents of T1 and T2 are read by the subroutine of the interrupt that occurs at the falling edge and T1 and T2 are cleared to prepare for the next count operation.

Fig. 5-52 shows the timing of the event counter operation.

The event counter operation is usually started in the following procedure:

- <1> Set the operation mode and count pulse to TM1.
- <2> Set the operation mode, count pulse, and counter clear command to TM2.
- <3> Set the number of counts to TMOD0.
- <4> Set the operation mode, count pulse, and start command to TM0.

Cautions 1. Set a value other than 00H to the modulo registers (TMOD0, TMOD1, and TMO2).

2. Do not set the timer/event counter interrupt enable flag (IET1) to 1.




Fig. 5-51 Configuration When Event Counter Operates




Fig. 5-52 Timing of Event Counter Operation

#### (5) Application of 16-bit timer/event counter mode

- (a) As an interval timer that generates an interrupt at 5-sec intervals
  - Set the higher 4 bits of the mode register (TM1) to 0010B, and select the overflow of count register (T2).
  - Set the higher 4 bits of TM2 to 0100B and select 16.0 sec (at 4.19 MHz) as the longest set time.
  - Set the lower 4 bits of TM1 to 0010B and select the 16-bit timer/counter mode.
  - Set the lower 4 bits of TM2 to 1110B, select the 16-bit timer/counter mode and count operation. Then, issue the timer start command.
  - The set values of the modulo registers (TMOD1 and TMOD2) are as follows:

$$\frac{5 \text{ sec}}{244 \ \mu\text{s}} = 20491.8 - 1 = 500BH$$

# <Program example>

SEL MB15 ; or CLR1 MBE

MOV XA, #050H

MOV TMOD1, XA ; Sets modulo (higher 8 bits)

MOV XA, #00B

MOV TMOD2, XA ; Sets modulo (lower 8 bits)

MOV XA, #00100010B

MOV TM1, XA ; Sets mode

MOV XA, #01001110B

MOV TM2, XA ; Sets mode and starts timer

DI IET1 ; Disables timer (channel 1) interrupt

EI ; Enables interrupts

El IET2 ; Enables timer (channel 2) interrupt

Remark n this application, the TI0, TI1, and TI2 pins can be used as input pins.

- (b) To generate interrupt when the number of pulses input from the TI2 pin reaches 1000 (pulse is high-active)
  - Set the higher 4 bits of the mode register (TM1) to 0010B and select the overflow of the count register (T2).
  - Set the higher 4 bits of TM2 to 0000B and select the rising edge of the TI2 input.
  - Set the lower 4 bits of TM1 to 0010B and select the 16-bit timer/event counter mode.
  - Set the lower 4 bits of TM2 to 1110B, select the 16-bit timer/event counter mode and count operation. Then, issue the timer start command.
  - The set value of the modulo registers (TMOD1 and TMOD2) is 1000 1 = 999 = 03E7H. Set 03H to TMOD1 and E7H to TMOD2.

# <Program example>

SEL MB15 ; or CLR1 MBE

MOV XA, #003

MOV TMOD1, XA ; Sets modulo (higher 8 bits)

MOV XA, #0E7H

MOV TMOD2, XA ; Sets modulo (lower 8 bits)

MOV XA, #00100010B

MOV TM1, XA ; Sets mode

MOV XA, #00001110B

MOV TM2, XA ; Sets mode and starts timer

DI IET1 ; Disables timer (channel 1) interrupt

ΕI

El IET2 ; Enables timer (channel 2) interrupt

Remark In this application, TI1 and TI2 can be used as input pins.

(c) As an event counter that performs measurement in the sampling period (15 ms) and hold period (2 ms) after a disable period of 121  $\mu$ s

Set the timer/event counter (channel 0) as follows:

- Set the higher 4 bits of the mode register (TM0) to 01010B and select 15.6 ms (at 4.19 MHz) as the longest set time.
- Set the lower 4 bits of TM0 to 1100B, select the 8-bit timer/event counter mode and count operation. Then, issue the timer start command.
- Set the modulo register (TMOD0) to 01H (121  $\mu$ s) the first time, and then to 20H (15.03 ms) and F5H (2.02 ms).

Set the timer/event counter (channel 1) as follows:

- Set the higher 4 bits of TM1 to 0010B and select the overflow of the count register (T2).
- Set the lower 4 bits of TM0 to 0010B, and select the 16-bit timer/counter mode and count operation. Then, issue the timer start command.
- Set the maximum set value FFH to TMOD1.
- Specify MEM1 as the memory that stores the contents of the count register (T1).

Set the timer/event counter (channel 2) as follows:

- Set the higher 4 bits of TM2 to 0000B and select the rising edge of TI2.
- Set the lower 4 bits of TM2 to 1110B, and select the 16-bit timer/counter mode and count operation. Then, issue the counter clear command.
- Set TGCE to "1" to enable gate control.
- Set the maximum set value FFH to TMOD2.
- Specify MEM2 as the memory that stores the contents of the count register (T2).

#### <Program example>

MAIN: SEL MB15; or CLR1 MBE

SET1 TGCE ; Enables gate control

MOV XA, #00100010B

MOV TM1, XA ; Sets mode

MOV XA, #00001110B

MOV TM2, XA ; Sets mode and clears counter

MOV XA, #001H

MOV TMOD0, XA ; Sets modulo (initial count disable period)

MOV XA, #01011100B

MOV TM0, XA ; Sets mode and issues timer start command

MOV B, #00H ; Initializes

EI ; Enables interrupt

EI IETO ; Enables interrupt of timer (channel 0)

; <Subroutine>

INCS B

SKE B, #02H

BR SAMP

HOLD: MOV XA, #020H

MOV TMOD0, XA ; Rewrites modulo (2 ms)

MOV XA, T1

MOV MEM1, XA ; Reads counter (T1)

MOV XA, T2

MOV MEM2, XA ; Reads counter (T2) SET1 TM2.3 ; Clears counter

MOV B, #00H

BR END

SAMP: MOV XA, #0F5H

MOV TMOD0, XA ; Rewrites modulo (15 ms)

END: RETI

Remark In this application, TIO and TI1 can be used as input pins.

When the sampling clock goes high, the counting operation is started. At the same time, the interrupt occurs for the first time. The value of TMOD0 is rewritten to F5H. Subsequently, the counting operation continues for 15 ms.

When the sampling clock goes low, the counting operation is stopped. At the same time, the interrupt occurs the second time. The value of TMOD0 is rewritten to 20H. Subsequently, the counting operation is stopped for 2 ms. The contents of T1 and T2 are read, and then T1 and T2 are cleared in preparation for the next count operation.

This series of operations is repeated.

#### 5.5.5 Operation in carrier generator mode (CG mode)

In the PWM mode, timer/event counter channels 1 and 2 operate in combination to implement an 8-bit carrier generator operation.

When using CG mode, use it in combination with channel 1 and channel 2 of timer/event counter.

Timer/event counter channel 1 generates a remote controller signal.

Timer/event counter channel 2 generates a carrier clock.

#### (1) Register setting

In the CG mode, the following eight registers are used:

- · Timer/event counter mode registers TM1 and TM2
- Timer/event counter control register TC2<sup>Note</sup>
- Timer/event counter count registers T1 and T2
- Timer/event counter modulo registers TMOD1 and TMOD2
- Timer/event counter high-level period setting modulo register TMOD2H

Note Timer/event counter channel 1 uses the timer/event counter output enable flag (TOE1).

## (a) Timer/event counter mode registers (TM1 and TM2)

In the CG mode, set TM1 and TM2 as shown in Fig. 5-53 (for the formats of TM1 and TM2, refer to Fig. 5-32 Format of Timer/Event Counter Mode Register (Channel 1) and Fig. 5-33 Format of Timer/Event Counter Mode Register (Channel 2)).

TM1 and TM2 are manipulated by an 8-bit manipulation instruction. Bit 3 of TM1 and TM2 is timer start command bit which can be manipulated in 1-bit units and is automatically cleared to 0 when the timer starts operating.

TM1 and TM2 are also cleared to 00H when the internal reset signal is asserted.

Fig. 5-53 Setting of Timer/Event Counter Mode Register (n = 1, 2)

Address	7	6	5	4	3	2	1	0	Symbol
FA8H	-	TM16	TM15	TM14	TM13	TM12	TM11	TM10	TM1
F90H	-	TM26	TM25	TM24	TM23	TM22	TM21	TM20	TM2

# Count pulse (CP) select bit

TMn6	TMn5	TMn4	TM1	TM2
0	0	0	Rising edge of TI1	Rising edge of TI2
0	0	1	Falling edge of TI1	Falling edge of TI2
0	1	0	Carrier clock input	fx/2
0	1	1	fx2 <sup>5</sup>	fx
1	0	0	fx/2 <sup>12</sup>	fx/2 <sup>10</sup>
1	0	1	fx/2 <sup>10</sup>	fx/2 <sup>8</sup>
1	1	0	fx/2 <sup>8</sup>	fx/2 <sup>6</sup>
1	1	1	fx/2 <sup>6</sup>	fx/2 <sup>4</sup>

# Timer start command bit

TMn3	Clears counter and IRQTn flag when "1" is written. Starts count operation if bit 2 is set to "1".
------	---

# Operation mode

TMn2	Count operation
0	Stops (count value retained)
1	Count operation

# Operation mode select bit

TM21	TM20	TM11	TM10	Mode
1	1	0	0	Carrier generator mode

### (b) Timer/event counter control register (TC2)

In the CG mode, set the timer output enable flag (TOE1) and TC2 as shown in Fig. 5-54 (for the format of TC2, refer to Fig. 5-35 Format of Timer/Event Counter Control Register).

TOE1 is manipulated by a bit manipulation instruction. TC2 is manipulated by an 8-, 4-, or bit manipulation instruction.

TOE1 and TC2 are cleared to 00H when the internal reset signal is asserted.

The flags shown by a solid line in the figure below are used in the CG mode.

Do not use the flags shown by a dotted line in the CG mode (clear these flags to 0).

Fig. 5-54 Setting of Timer/Event Counter Output Enable Flag





Fig. 5-55 Setting of Timer/Event Counter Control Register



#### Remote controller output control flag

REMC	Remote controller output	
0	Outputs carrier pulse when NRZ = 1	
1	Outputs high level when NRZ = 1	

# No return zero buffer flag

ND7D	No return zero data to be output next. Transferred to NRZ when timer
INITED	/event counter (channel 1) interrupt occurs

# No return zero flag

NRZ	No return zero data	
0	Outputs low level	
1	Outputs carrier pulse or high level	

#### (2) Carrier generator operation

The carrier generator operation is performed as follows. Fig. 5-56 shows the configuration of the timer/event counter in the carrier generator mode.

#### (a) Operation of timer/event counter channel 1

Timer/event counter channel 1 determines the reload interval between the no return zero buffer flag (NRZB) and no return zero flag (NRZ). Timer/event counter channel 1 operates as follows (for details, refer to **5.5.2 Operation in 8-bit timer/event counter mode**).

- <1> A count pulse (CP) is selected by the mode register (TM1), and is input to the count register (T1).
- <2> The contents of T1 are compared with those of the modulo register (TMOD1). When the contents of the two registers coincide, an interrupt request flag (IRQT1) is set. At the time time, the timer out flip-flop (TOUT F/F) is inverted.

### (b) Operation of timer/event counter channel 2

Timer/event counter channel 2 generates a carrier clock and outputs the carrier according to the no return zero data. Timer/event counter channel 2 operates as follows (for details, refer to **5.5.3 Operation in PWM pulse generator mode (PWM mode)**).

- <1> A count pulse (CP) is selected by the mode register (TM2), and is input to the count register (T2).
- <2> The contents of T2 are compared with those of the high-level period setting modulo register (TMOD2H). If the contents of the two registers coincide, a coincidence signal is generated, and the timer output flip-flop (TOUT F/F) is inverted.
- <3> The contents of T2 are compared with those of the modulo register (TMOD2). When the contents of the two registers coincide, a coincidence signal is generated, and an interrupt request flag (IRQT2) is set. At the same time, TOUT F/F is inverted.
- <4> The operations <2> and <3> are repeated.
- <5> The no return zero data is reloaded from NRZB to NRZ when timer/event counter channel 1 generates an interrupt.
- <6> A carrier clock or high level is output when NRZ is set to 1 by the remote controller output flag (REMC). When NRZ = 0, a low level is output.

Fig. 5-57 shows the timing of the carrier generator operation.

The carrier generator operation is usually started by the following procedure:

- <1> Set the number of high levels of the carrier clock to TMOD2H.
- <2> Set the number of low levels of the carrier clock to TMOD2.
- <3> Set the output waveform to REMC.
- <4> Set the operation mode, count pulse, and start command to TM2.
- <5> Set the number of counts to TMOD1.
- <6> Set the operation mode, count pulse, and start command to TM1.
- <7> Set the no return zero data to be output next to NRZB before timer/event counter channel 1 generates an interrupt.

### Caution Set a value other than 00H to the modulo registers (TMOD1, TMOD2, and TMOD2H).

To use the timer/event counter output pin (PTO1), set the P21 pin as follows:

- <1> Clear the output latch of P21.
- <2> Set port 2 in the output mode.
- <3> Disconnect the pull-up resistor from port 2.
- <4> Set the timer/event counter output enable flag (TOE1) to 1.

Fig. 5-56 Configuration in Carrier Generator Mode






Fig. 5-57 Timing in Carrier Generator Mode



**Remark** If timer/event counter channel 1 generates an interrupt when the PTO2 pin is high (when the no return zero flag (NRZ) is "0" and carrier clock is high), the output of the PTO2 pin will not correspond to the updated NRZ contents until the carrier clock goes high next time.

If timer/event counter channel 1 generates an interrupt when the PTO2 pin is high (when NRZ is "1" and carrier clock is high), the output of the PTO2 pin will not correspond to the updated NRZ contents until the carrier clock goes low.

This processing functions to hold constant the high-level pulse width of the output carrier (refer to the figure below).



# (3) Application of CG mode

To use the timer/event counter as a carrier generator for remote controller signal transmission

<1> To generate a carrier clock with a frequency of 38.0 kHz (cycle of 26.3 µs) and a duty factor of 1/3

- Set the higher 4 bits of the mode register (TM2) to 0011B and select 61.1 μs (at 4.19 MHz) as the longest set time.
- Set the lower 4 bits of TM2 to 1111B, and select the CG mode and count operation. Then, issue the timer start command.
- Set the timer output enable flag (TOE2) to "1" to enable timer output.
- Set the high-level period setting modulo register (TMOD2H) as follows:

$$\frac{1}{3} \cdot \frac{26.3 \ \mu s}{239 \ ns} - 1 = 36.7 - 1 = 36 = 24H$$

• The set value of the modulo register (TMOD2) is as follows:

$$\frac{2}{3}$$
  $\cdot \frac{26.3 \ \mu s}{239 \ ns}$   $-1 = 73.4 - 1 = 72 = 48H$ 

# <Program example>

SEL MB15 ; or CLR1 MBE

MOV XA, #024H

MOV TMOD2H, XA ; Sets modulo (high-level period)

MOV XA, #48H

MOV TMOD2, XA ; Sets modulo (low-level period)

MOV XA, #00111111B

MOV TM2, XA ; Sets mode and starts timer

- <2> To output a leader code with a 9-ms period to output a carrier clock and a 4.5-ms period to output a low level (Refer to the figure below.)
  - Set the higher 4 bits of the mode register (TM1) to 0110B and select 15.6 ms (at 4.19 MHz) as the longest set time.
  - Set the lower 4 bits of TM1 to 1100B. Then, select the 8-bit timer/event counter mode, count operation, and timer start command.
  - The initial set value of the modulo register (TMOD1) is as follows:

$$\frac{9 \text{ ms}}{61 \mu \text{s}} - 1 = 147.5 - 1 \implies 146 = 92\text{H}$$

• The set value for rewriting TMOD1 is as follows:

$$\frac{4.5 \text{ ms}}{61 \mu \text{s}} - 1 = 73.7 - 1 \Rightarrow 73 = 49 \text{H}$$

- Set the higher 4 bits of TC2 to 0000B and disable gate control.
- Set the lower 4 bits of TC2 to 0000B. The carrier clock is output when no return zero data is "1", and the no return zero data to be output next is cleared to "0".

# <Program example>

SEL MB15 ; or CLR1 MBE

MOV XA, #092H

MOV TMOD1, XA ; Sets modulo (carrier clock output period)

MOV XA, #00000000B

MOV TC2, XA

SET1 NRZ ; Sets no return zero data to "1"

MOV XA, #01101100B

MOV TM1, XA ; Sets mode and starts timer

El ; Enables interrupt

El IET1 ; Enables interrupt of timer channel 1

; <subroutine>

MOV XA, #049H

MOV TMOD1, XA ; Rewrites modulo (low-level output period)


**RETI** 



- <3> To output a custom code with a 0.56-ms period to output a carrier clock when data is "1", a 1.69-ms to output a low level, a 0.56-ms to output a carrier clock when data is "0", and a 0.56-ms period to output a low level (Refer to the figure below.)
  - Set the higher 4 bits of the mode register (TM1) to 0011B and select 1.95 ms (at 4.19 MHz) as the longest set time.
  - Set the lower 4 bits of TM1 to 1100B. Then, select the 8-bit timer/event counter mode, count operation, and timer start command.
  - The initial set value of the modulo register (TMOD1) is as follows:

$$\frac{0.56 \text{ ms}}{7.64 \text{ } \mu\text{s}} - 1 = 73.3 - 1 = 72 = 48\text{H}$$

- During the period in which the carrier output of TMOD1 is not performed, processing is executed for the duration of the same as the output period when data is "0" and for the duration three times that of the output period when data is "1" (software repeats three times the period in which carrier output is not performed when data is "0").
- Set the higher 4 bits of TC2 to 0000B to disable gate control.
- Set the lower 4 bits of TC2 to 0000B. The carrier clock is output when the no return zero data is "1". The no return zero data to be output next is cleared to "0".
- Set the transmit data ("0" or "1") to the bit sequential buffer.



# <Program example>

In the following example, it is assumed that the output latch of the PTO2 pin is cleared to "0" and that the output mode has been set. It is also assumed that the carrier clock is generated with the status of the program in the preceding example (2).


; SEND_CA	RIER_DA	TA_PRO	
	SEL	MB15	; or CLR1 MBE
	MOV	HL, #00H	; Sets pointer of BSB (bit sequential buffer) to L.
			Uses H as bit data temporary saving area of BSB
; CG_Init &	Send_1st_	_Data	
	MOV	XA, #48H	
	MOV	TMOD1, XA	; Sets modulo register (carrier clock output period)
	MOV	XA, #00000000B	; Disables gate control, enables output of carrier clock, and initializes NRZB and NRZ to 0
	MOV	TC2, XA	
	SET1	NRZ	; Sets no return zero flag to "1"
	MOV	XA, #01101100B	; Selects count pulse and 8-bit timer/event counter mode
	MOV	TM1, XA	; Enables timer/event counter operation and issues timer start command
; Send_1st_	Data		
	CALL	!GET_DATA	; Gets data from BSB
	CALL	!SEND_D_0	; Outputs carrier with data 0 and 1 and first low level output period setting processing
	SKE	H, #1H	; If bit 0 is 1, proceeds to second additional processing of low level output period
	BR	SEND_1_F	; If bit 0 is 0, outputs low level and transfers control to search of next data $$
	CALL	!SEND_D_1	; Second additional processing of low level output period.  Transfers control to data transmission processing of BSB bit 0-F with PTO2 pin outputting low
; SEND_1_F	=:		; Data transmission processing of bit 0-F of BSB
	SET1	NRZB	; Sets NRZB to 1 so that carrier of data to be transmitted next is output by IRQT1 generated next during low level output period of preceding data
	INCS	L	; Counts data being transmitted and ends data transmission
			when L changes from 0FH to 0H
	BR	LOOP_C_0	Ç
	BR	SEND_END	

LOOP\_C\_0: SKTCLR IRQT1 ; Waits for low level output of preceding data (confirmation of end of preceding data) BR LOOP\_C\_0 ; Starts carrier output CLR1 **NRZB** ; Clears NRZB to 0 in advance so that first low level output is performed by IRQT1 generated next CALL !GET\_DATA CALL !SEND\_D\_0 SKE H, #1H ; If data gotten is 1, proceeds to second additional processing of low level output period (SEND\_D\_1) BR SEND\_1\_F ; If data is 0, proceeds to transmission processing of next data with PTO2 pin outputting low level CALL !SEND\_D\_1 BR SEND\_1\_F SEND\_END: ; Completes transmission of 16 bits of data ; <subroutine> GET\_DATA: ; Searches data of BSB indicated by @L. Sets value to H register SKT BSB0.@L MOV A, #0 MOV A, #1 MOV H, A **RET** SEND\_D\_0: ; Processing to set carrier output of data 0 and 1 and first low level output LOOP\_1ST:SKTCLR IRQT1 BR LOOP\_1ST ; Waits for carrier output RET ; Starts output of first low level SEND\_D\_1: CLR1 **NRZB** ; Sets second low level output if data is 1 LOOP\_2ND: SKTCLR IRQT1 BR LOOP\_2ND ; Waits for first low level output ; Starts second low level output CLR1 NRZB ; Sets third low level output LOOP\_3RD: SKTCLR IRQT1 BR LOOP\_3RD ; Waits for second low level output ; Starts third low level output RET


### 5.5.6 Notes on using timer/event counter

### (1) Error when timer starts

After the timer has been started (bit 3 of TMn has been set to "1"), the time required for generation of the coincidence, which is calculated by the expression (contents of modulo register + 1)  $\times$  resolution, deviates by up to one clock of count pulse (CP). This is because count register Tn is cleared asynchronously with CP, as shown below.



If the frequency of CP is greater than one machine cycle, the time required for generation of the coincidence signal, which is calculated by the expression (modulo register contents + 1)  $\times$  resolution, deviates by up to CP2 clock after the timer has been started (bit 3 of TMn has been set to "1"). This is because Tn is cleared asynchronously with CP, based on the CPU clock, as shown below.



#### (2) Note on starting timer

Usually, count register Tn and interrupt request flag IRQTn are cleared when the timer is started (bit 3 of TMn is set to "1"). However, if the timer is in an operation mode, and if IRQTn is set as soon as the timer is started, IRQTn may not be cleared. This does not pose any problem when IRQTn is used as a vector interrupt. In an application where IRQTn is being tested, however, IRQTn is not set after the timer has been started and this poses a problem. Therefore, there is a possibility that the timer could be started as soon as IRQTn is set to 1, either stop the timer once (by clearing the bit 2 of TMn to "0"), or start the timer two times.


**Example** If there is a possibility that timer could be started as soon as IRQTn is set

SEL	MB15	
MOV	XA, #0	
MOV	TMn, XA	; Stops timer
MOV	XA, #4CH	
MOV	TMn, XA	; Restarts
Or,		
SEL	MB15	
SET1	TMn.3	
SET1	TMn.3	; Restarts

# (3) Error when count register is read


The contents of the count register (Tn) can be read at any time by using an 8-bit data memory manipulation instruction. While this instruction is executed, the count pulse (CP) is prevented from being changed. This means that Tn is not changed. Consequently, if Tln input is used as the signal source of CP, CP is deleted by the instruction execution time. (This phenomenon does not occur if the internal clock is used as CP because it is synchronized with the instruction.)

To input TIn as CP and read the contents of Tn, therefore, a signal with a pulse width that does not cause mis-count even if CP is deleted must be input. Because counting is kept pending by a read instruction for the duration of 1 machine cycle, the pulse to be input to TIn must be wider than 1 machine cycle.




### (4) Notes on changing count pulse

When it is specified to change the count pulse (CP) by rewriting the contents of the timer/event counter mode register (TMn), the specification becomes valid immediately after execution of the instruction that commands the specification.




A whisker-like CP (<1> or <2 > in the figure below) may be generated depending on the combination of the clocks for changing CP. In this case, a miscount may occur or the contents of the count register (Tn) may be destroyed. To change CP, be sure to set the bit 3 of TMn bit to "1" and restart the timer at the same time.




### (5) Operation after changing modulo register

The contents of the modulo register (TMODn) and high-level period setting modulo register (TMOD2H) are changed as soon as an 8-bit data memory manipulation instruction has been executed.




If the value of TMODn after change is less than the value of the count register (Tn), Tn continues counting. When an overflow occurs, Tn starts counting again from 0. If the values of TMODn and TMOD2H after the change are less than the values before change (n), it is necessary to restart the timer after changing TMODn and TMOD2H.




### (6) Note on application of carrier generator (on starting)

When the carrier clock is generated, after the timer has been started (by setting bit 3 of TM2 to "1"), the high-level period of the initial carrier clock may deviate by up to one clock of count pulse (CP) (up to two clocks of CP if the frequency of CP is higher than one machine cycle) from the value calculated by the expression (contents of modulo register + 1) × resolution (for details, refer to (1) Error when timer starts).

To output a carrier as the initial code, if the timer is started (by setting bit 3 of TM2 to "1") after the no return zero flag (NRZ) has been set to "1", the high-level period of the initial carrier clock includes the possibility of an error that may occur when the timer is started.



Therefore, to output a carrier as the initial code, set NRZ to "1" after the timer has been started (by setting bit 3 of TM2 to "1").




# (7) Notes on application of carrier generator (reload)


To output a carrier to the PTO2 pin, the time required for the initial carrier to be generated deviates up to one clock of carrier clock after reloading (the contents of the no return zero buffer flag (NRZB) are transferred to the no return zero flag (NRZ) by occurrence of the interrupt of timer/event counter channel 1, and the contents of NRZ are updated to "1").

This is because reloading is performed asynchronously with the carrier clock, as illustrated below in order to hold constant the high-level period of the carrier.

# <If delay after reloading is minimum>




# <If delay after reloading is maximum>




### (8) Notes on application of carrier generator (restarting)

If forced reloading is performed by directly rewriting the contents of the no return zero flag (NRZ) and then the timer is restarted (by setting bit 3 of TM2 to "1") when the carrier clock is high (TOUT F/F holds "1"), the carrier may not be output to the PTO2 pin as shown below.



Likewise, if forced reloading is performed by directly rewriting the contents of NRZ and the timer is restarted (by setting bit 3 of TM2 to "1") when the carrier clock is high (TOUT F/F holds "1"), the high-level period of the carrier output to the PTO2 pin may be extended as shown below.



#### 5.6 Serial Interface

#### 5.6.1 Function of serial interface

The  $\mu$ PD753036 has an 8-bit clocked serial interface that can operate in the following four modes:

#### (1) Operation stop mode

This mode is used when serial transfer is not performed in order to reduce the power consumption.

### (2) 3-line serial I/O mode

In this mode, three lines are used to transfer 8-bit data: serial clock (SCK), serial output (SO), and serial input (SI).

Because transmission and reception can be simultaneously performed in this mode, the processing time of data transfer is very short.

Moreover, it can be specified whether serial data is transferred starting from the MSB or LSB. This means that the  $\mu$ PD753036 can communicate with any device.

In the three-line serial I/O mode, the devices in the 75XL series, 75X series, and 78K series, and various peripheral I/O devices can be connected.

#### (3) 2-line serial I/O mode

In this mode, two lines, serial clock (SCK) and serial data bus (SB0 or SB1), are used to transfer 8-bit data. By manipulating the output levels of these lines via software, the  $\mu$ PD753036 can communicate with two or more devices.

Because the output levels of SCK and SB0 (or SB1) can be manipulated via software, any transfer format can be used. Therefore, a handshake line which has been conventionally necessary for connecting two or more devices is not necessary, and the I/O ports can be effectively used.

#### (4) SBI mode (serial bus interface mode)

In this mode, two lines, serial clock (SCK) and serial data bus (SB0 or SB1), are used to communicate with two or more devices.

This mode conforms to the NEC serial bus format.

In the SBI mode, the transmitter side can output an "address" to select the device with which it is to communicate, "command" to instruct the selected device of the operation to perform, and actual "data" onto the serial data bus. The receiver side can identify the received data as an "address", "command", or "data" by hardware. This feature allows the SBI mode to use the I/O ports effectively in the same manner as the two-line serial I/O mode. In addition, the portion of the application program that controls the serial interface can be simplified.

V<sub>DD</sub> Slave CPU Master CPU Serial clock SCK SCK Address 1 SB0, SB1 SB0, SB1 Address Command Data Slave IC SCK #N Address N SB0, SB1

Fig. 5-58 Example of SBI System Configuration

# 5.6.2 Configuration of serial interface

Fig. 5-59 shows the block diagram of the serial interface.




Fig. 5-59 Block Diagram of Serial Interface

User's Manual U10201EJ2V4UM00

#### (1) Serial operation mode register (CSIM)

This 8-bit register specifies the operation mode and serial clock wake-up function of the serial interface (for details, refer to **5.6.3** (1) **Serial operation mode register (CSIM)**).

#### (2) Serial bus interface control register (SBIC)

This 8-bit register consists of bits that control the status of the serial bus and flags that indicate the various statuses of the data input from the serial bus. It is mainly used in the SBI mode (for details, refer to **5.6.3** (2) Serial bus interface control register (SBIC)).

#### (3) Shift register (SIO)

This register converts 8-bit serial data into parallel data or 8-bit parallel data into serial data. It performs transmission or reception (shift operation) in synchronization with the serial clock. The user controls actual transmission or reception by writing data to the SIO (for details, refer to **5.6.3** (3) Shift register (SIO)).

### (4) SO latch

This latch holds the levels of the SO/SB0 and SI/SB1 pins. It can also be controlled directly via software. In the SBI mode, this latch is set when SCK has been asserted eight times (for details, refer to **5.6.3** (2) Serial bus interface control register (SBIC)).

#### (5) Serial clock selector

This selects the serial clock to be used.

#### (6) Serial clock counter

This counter counts the number of serial clocks output or input when transmission or reception operation is performed in order to check whether 8-bit data has been transmitted or received.

#### (7) Slave address register (SVA) and address comparator

#### In SBI mode

These register and comparator are used when the  $\mu$ PD753036 is used as a slave device. The slave sets its specification number (slave address value) to the SVA. The master outputs a slave address to select a specific slave.

The address comparator of the slave compares the slave address the slave has received from the master with the value of the SVA. When the address coincides with the SVA value, the slave is selected.

# • In 2-line serial I/O mode and SBI mode

When the  $\mu$ PD753036 is used as a slave or master, these register and comparator detect an error (for details, refer to **5.6.3** (4) Slave address register (SVA)).

#### (8) INTCSI control circuit

This circuit controls generation of an interrupt request. The interrupt request (INTCSI) is generated in the following cases. When the interrupt request is generated, an interrupt request flag (IRQCSI) is set (refer to Fig. 6-1 Block Diagram of Interrupt Control Circuit).

#### • In 3-line and 2-line serial I/O modes

The interrupt request is generated each time eight serial clocks have been counted.

#### In SBI mode

When WUP<sup>Note</sup> = "0" ... The interrupt request is generated each time eight serial clocks have been counted. When WUP = "1" ... The interrupt request is generated when the value of SVA and that of SIO coincide after an address has been received.

Note WUP ... Wake-up function specification bit (bit 5 of CSIM)

### (9) Serial clock control circuit

This circuit controls the supply of the serial clock to the shift register. It also controls the clock output to the SCK pin when the internal system clock is used.

# (10) Busy/acknowledge output circuit and bus release/command/acknowledge circuit

These circuits output and detect control signals in the SBI mode. They do not operate in the three-line and two-line serial I/O modes.

### (11) P01 output latch

This latch generates the serial clock via software after eight serial clock have been generated.

It is set to "1" when the reset signal is input.

To select the internal system clock as the serial clock, set the P01 output latch to "1".

#### 5.6.3 Register functions

### (1) Serial operation mode register (CSIM)

Fig. 5-60 shows the format of the serial operation mode register (CSIM).


CSIM is an 8-bit register that specifies the operation of the serial interface, serial clock, and wake-up function.

This register is manipulated by an 8-bit memory manipulation instruction. The higher 3 bits of this register can also be manipulated in 1-bit units. To manipulate a bit, use the name of the bit.

Some bits of this register can only be read, and some can only be written (refer to **Fig. 5-60**). Bit 6 can only be tested. Data written to this bit is invalid.

All the bits are cleared to 0 when the RESET signal is asserted.

Fig. 5-60 Format of Serial Operation Mode Register (CSIM) (1/4)



Remarks 1. (R) : read only

2. (W): write only

Fig. 5-60 Format of Serial Operation Mode Register (CSIM) (2/4)

# Serial interface operation enable/disable bit (W)

		Operation of Shift Register	Serial Clock Counter	IRQCSI Flag	SO/SB0 and SI/SB1 Pins
CSIE	0	Shift operation disabled	Clear	Retained	Port 0 function
	1	Shift operation enabled	Count operation	Can be set	Function in each mode and port 0 function shared

### Signal from address comparator (R)

COI <sup>Note</sup>	Clear Condition (COI = 0)	Set Condition (COI = 1)	
	When data of slave address register (SVA) and data of shift register do not coincide	When data of slave address register (SVA) and data of shift register coincide	

**Note** COI can be read before the start of serial transfer and after completion of the serial transfer. An undefined value is read if this bit is read during transfer. Any data written to COI by an 8-bit manipulation instruction is ignored.

# Wake-up function specification bit (W)

WUP	0	Sets IRQCSI each time serial transfer is completed in each mode	
	1	Used in SBI mode only. Sets IRQCSI only when an address received after the bus has been released coincides with the data of the slave address register (wake-up status). SB0/SB1 goes into a high-impedance state.	

Caution If WUP is set to 1 while the BUSY signal is output, the BUSY status is not released. The SBI outputs the BUSY signal until the serial clock (SCK) falls the next time after the BUSY release command has been issued. Before setting WUP to 1, be sure to release the BUSY status and make sure that the SB0 (or SB1) pin has gone high.

Fig. 5-60 Format of Serial Operation Mode Register (CSIM) (3/4)

# Serial interface operation mode select bit (W)

CSIM4	CSIM3	CSIM2	Operation Mode	Bit Order of Shift Register	SO Pin Function	SI Pin Function
×	0	0	3-line serial	SIO <sub>7-0</sub> ↔ XA	SO/P02	SI/P03 (input)
			I/O mode	(MSB first)	(CMOS output)	
		1		$SIO_{0-7} \leftrightarrow XA$		
				(LSB first)		
0	1	0	SBI mode	$SIO_{7-0} \leftrightarrow XA$	SBK0/P02	P03 input
				(MSB first)	(N-ch open-drain	
					I/O)	
1					P02 input	SB1/P03
						(N-ch open-drain
						I/O)
0	1	1	2-line serial I/O	SIO <sub>7-0</sub> ↔ XA	SB0/P02	P03 input
			mode	(MSB first)	(N-ch open-drain	
					I/O)	
1					P02 input	SB1/P03
						(N-ch open-drain
						I/O)

Remark ×: don't care

# Serial clock select bit (W)

CSIM1	CSIM0	Serial Clock			SCK Pin	
CSINI		3-line Serial I/O Mode	SBI Mode	2-line Serial I/O Mode	Mode	
0	0	External clock input to SCK pin				
0	1	Timer/event counter output (TO)				
1	0	fx/2 <sup>4</sup> (375 kHz at 6.0 MHz, 262 kHz at 4.19 MHz) fx/2 <sup>6</sup> (93.8 kHz at 6.0 MHz,				
1	1	fx/2 <sup>3</sup> (750 kHz at 6.0 MHz, 524 kHz at 4.19 MHz) 65.5 kHz at 4.19 MHz)				

Fig. 5-60 Format of Serial Operation Mode Register (CSIM) (4/4)

Remarks 1. Each mode can be selected by setting CSIE, CSIM3, and CSIM2.

CSIE	CSIM3	CSIM2	Operation Mode
0	×	×	Operation stop mode
1	0	×	3-line serial I/O mode
1	1	0	SBI mode
1	1	1	2-line serial I/O mode

2. P01/SCK pin is set in the following status by the setting of CSIE, CSIM1, and CSIM0:

CSIE	CSIM1	CSIM0	Status of P01/SCK Pin
0	0	0	Input port
1	0	0	High-impedance
0	0	1	High-level output
0	1	0	
0	1	1	
1	0	1	Serial clock output
1	1	0	(high-level output)
1	1	1	

- 3. Clear CSIE during serial transfer in the following procedure:
  - <1> Clear the interrupt enable flag to disable the interrupt.
  - <2> Clear CSIE.
  - <3> Clear the interrupt request flag.

Examples 1. To select  $fx/2^4$  as the serial clock, generate serial interrupt IRQCSI each time serial transfer is completed. Then, select a mode in which serial transfer is performed in SBI mode with the SB0 pin as the serial data bus

SEL MB15 ; or CLR1 MBE

MOV XA, #10001010B

MOV CSIM, XA ; CSIM  $\leftarrow$  10001010B

2. To enable serial transfer according to the contents of CSIM

SEL MB15 ; or CLR1 MBE

SET1 CSIE

# (2) Serial bus interface control register (SBIC)

Fig. 5-61 shows the format of the serial bus interface control register (SBIC).

SBIC is an 8-bit register that consists of bits that control the serial bus and flags that indicate the status of the data input from the serial bus.

This register is manipulated by a bit manipulation instruction. It cannot be manipulated by a 4- or 8-bit memory manipulation instruction.


Some bits of this register can only be read, and some can only be written (refer to Fig. 5-61).

All the bits are cleared to 0 when the RESET signal is asserted.

### Caution Only the following bits can be used in the three-line and two-line serial I/O modes:

- · Bus release trigger bit (RELT) . Sets SO latch
- Command trigger bit (CMDT) ... Clears SO latch

Fig. 5-61 Format of Serial Bus Interface Control Register (SBIC) (1/3)



Remarks 1. (R) : read only

(W) : write only
 (R/W) : read/write

186

Fig. 5-61 Format of Serial Bus Interface Control Register (SBIC) (2/3)

# Busy enable bit (R/W)

BSYE	0	<1> Disables automatic output of busy signal
		<2> Stops output of busy signal in synchronization with falling edge of SCK immediately after clear
		instruction has been executed
	1	Outputs busy signal in synchronization with falling of SCK, after outputting acknowledge signal

# Acknowledge detection flag (R)

ACKD	Clear Condition (ACKD = 0)	Set Condition (ACKD = 1)
	<1> At start of transfer <2> When RESET signal is asserted	When acknowledge signal (ACK) is detected (synchronized with falling edge of SCK)

# Acknowledge enable bit (R/W)

ACKE	0	Disables automatic output of acknowledge signal (ACK) (output by ACKT is enabled)		
	1	When set before end of transfer   ACK is output in synchronization with 9th SCK		
		When set after end of transfer	ACK is output in synchronization with SCK immediately after	
			execution of set instruction	

# Acknowledge trigger bit (W)

ACKT	If this bit is set after end of transfer, $\overline{ACK}$ is output in synchronization with next $\overline{SCK}$ . 1	This bit is
	automatically cleared to 0 after ACK signal has been output.	

- Cautions 1. Do not set this bit to 1 before the end of serial transfer and during transfer.
  - 2. ACKT cannot be cleared by software.
  - 3. To set ACKT, clear ACKE to 0.

# Command detection flag (R)

CMDD	Clear Condition (CMDD = 0)	Set Condition (CMDD = 1)
	<1> When transfer start instruction is executed	When command signal (CMD) is detected
	<2> When bus release signal (REL) is detected)	
	<3> When RESET signal is asserted	
	<4> CSIE = 0 (Refer to <b>Fig. 5-60</b> .)	

# Bus release detection flag (R)

RELD	Clear Condition (RELD = 0)	Set Condition (RELD = 1)
	<1> When transfer start instruction is executed	When bus release signal (REL) is detected
	<2> When RESET signal is asserted	
	<3> CSIE = 0 (Refer to <b>Fig. 5-60</b> .)	
	<4> When SVA and SIO do not coincide when address is received	

Fig. 5-61 Format of Serial Bus Interface Control Register (SBIC) (3/3)

### Command trigger bit (W)

CMDT	This bit controls output trigger of command signal (CMD). When this bit is set to 1, SO latch is cleared
	to 0. Subsequently, the CMDT bit is automatically cleared to 0.

Caution Do not set SB0 (or SB1) during serial transfer. Be sure to set it before the start of or after the end of transfer.

# Bus release trigger bit (W)

RELT	This bit controls output trigger of bus release signal (REL). When this bit is set to 1, SO latch is set
	to 1. Subsequently, the RELT bit is automatically cleared to 0.

Caution Do not set SB0 (or SB1) during serial transfer. Be sure to set it before the start of or after the end of transfer.

**Examples 1.** To output a command signal

SEL MB15 ; or CLR1 MBE SET1 CMDT

To test RELD and CMDD to identify the types of received data and perform different processing.
 WUP = 1 in the interrupt routine so that processing is performed only when address coincidence occurs.

DATA ; ...... ; Processes data
ADRS ; ...... ; Decodes address

### (3) Shift register (SIO)

Fig. 5-62 shows the configuration of the peripheral circuits of the shift register (SIO). SIO is an 8-bit register that converts parallel data to serial data or vice versa and performs serial transmission or reception (shift operation) in synchronization with the serial clock.

Serial transfer is started by writing data to SIO.

The data written to SIO is output to the serial output (SO) or serial data bus (SB0 or SB1) line during transmission. Data is read from the serial input (SI) or SB0 or SB1 to SIO during reception.

SIO can be read or written by an 8-bit manipulation instruction.

When the RESET signal is asserted during operation of SIO, the value of SIO becomes undefined. When the RESET signal is asserted in the standby mode, the value of SIO is retained.

The shift operation is stopped after 8-bit data has been transmitted or received.




Fig. 5-62 Peripheral Circuits of Shift Register

SIO can be read or serial transfer (write) can be started with the following timing:

- When the serial interface operation enable/disable bit (CSIE) = 1, except when CSIE is set to "1" after data has been written to the shift register
- · When the serial clock is masked after 8-bit serial data has been transferred
- · When SCK is high

Be sure to write or read data to or from the SIO when SCK is high.

The input pin of the data bus is shared with the output pin in the two-line serial I/O mode and SBI mode. The output pin is of N-ch open-drain configuration. Therefore, set FFH to the SIO of the device that is to receive data.

#### (4) Slave address register (SVA)

SVA is an 8-bit register that sets a slave address (specification number).

This register can be manipulated by an 8-bit manipulation instruction.

The value of SVA is undefined when the RESET signal is asserted. However, it is retained if the RESET signal is asserted in the standby mode.

### (a) Detection of slave address (in SBI mode)

When the  $\mu$ PD753036 is connected to the serial bus as a slave device, the SVA is used to set the slave address (specification number) of the  $\mu$ PD753036. The master outputs a slave address to the slaves connected to the bus, to select a specific slave. The slave address output from the master is compared with the value of the SVA of the slave by the address comparator of the slave. When the two addresses coincide, the slave is selected.

At this time, the bit 6 (COI) of the serial operation mode register (CSIM) is set to "1". When an address is received from the master, and when coincidence between the received address and the address set to the SVA is not detected, the bus release detection flag (RELD) is cleared to 0. IRQCSI is set only if coincidence is detected when WUP = 1. This interrupt function allows the slave ( $\mu$ PD753036) to learn that the master has issued a request for communication.

# (b) Detection of error (in 2-line serial I/O mode and SBI mode)

The SVA detects an error in the following cases:

- When the  $\mu$ PD753036 operates as the master and transmits addresses, commands, and data
- When the  $\mu$ PD753036 transmits data as a slave device

For details, refer to 5.6.6 (6) or 5.6.7 (8) Error detection.

#### 5.6.4 Operation stop mode

The operation stop mode is used when serial transfer is not performed, to reduce the power consumption.

In this mode, the shift register does not perform its shift operation. Therefore, it can be used as an ordinary 8-bit register.

When the reset signal is input, the operation stop mode is set. The P02/SO/SB0 and P03/SI/SB1 pins are set in the input port mode. The P01/SCK pin can be used as an input port pin if so specified by the serial operation mode register.


# [Register setting]

The operation stop mode is set by using the serial operation mode register (CSIM) (for the format of the CSIM, refer to 5.6.3 (1) Serial operation mode register (CSIM)).

The CSIM is manipulated in 8-bit units. However, the CSIE bit of this register can be manipulated in 1-bit units. The name of the bit can be used for manipulation.

CSIM is initialized to 00H at reset.

The shaded portions in the figure below indicate the bits used in the operation stop mode.



**Note** This bit can select the status of the P01/SCK pin.

Remark (R): read only

(W): write only

# Serial interface operation enable/disable bit (W)

	Operation of Shift	Serial Clock Counter	IRQCSI Flag	SO/SB0 and SI/SB1
	Register			Pins
CSIE 0	Shift operation disabled	Cleared	Retained	Dedicated to port 0 function

# Serial clock select bit (W)

The P01/SCK pin is set in the following status according to the setting of the CSIM0 and CSIM1 bits.

CSIM1	CSIM0	Status of P01/SCK Pin
0	0	High impedance
0	1	High level
1	0	
1	1	

Clear the CSIE bit in the following procedure during serial transfer:

- <1> Clear the interrupt enable flag (IECSI) to disable the interrupt.
- <2> Clear CSIE.
- <3> Clear the interrupt request flag (IRQCSI).


### 5.6.5 Operation in 3-line serial I/O mode

In the three-line operation mode, the  $\mu$ PD753036 can be connected to microcontrollers in the 75XL series, 75X series, and 78K series, and various peripheral I/O devices.

In this mode, communication is established by using three lines: serial clock  $(\overline{SCK})$ , serial output (SO), and serial input (SI).

Fig. 5-63 Example of System Configuration in 3-Line Serial I/O Mode

3-line serial I/O ↔ 3-line serial I/O



**Remark** The  $\mu$ PD753036 can be also used as a slave CPU.

# (1) Register setting

When the three-line serial I/O mode is used, the following two registers must be set:

- Serial operation mode register (CSIM)
- Serial bus interface control register (SBIC)


# (a) Serial operation mode register (CSIM)

When the three-line serial I/O mode is used, set the CSIM as shown below (for the format of the CSIM, refer to 5.6.3 (1) Serial operation mode register (CSIM)).

The CSIM is manipulated by using an 8-bit manipulation instruction. Bits 7, 6, and 5 can also be manipulated in 1-bit units.

The contents of the CSIM are cleared to 00H at reset.

The shaded portion in the figure indicates the bits used in the three-line serial I/O mode.



Remark (R): read only

(W): write only

### Serial interface operation enable/disable bit (W)

		Operation of Shift	Serial Clock Counter	IRQCSI Flag	SO/SB0 and SI/SB1
		Register			Pins
CSIE	1	Shift operation enabled	Count operation	Can be set	Function in each mode and port 0 function shared

#### Signal from address comparator (R)

COI <sup>Note</sup>	Clear Condition (COI = 0)	Set Condition (COI = 1)	
	When data of slave address register (SVA) and	When data of slave address register (SVA) and	
	data of shift register do not coincide	data of shift register coincide	

**Note** COI can be read before the start of serial transfer and after completion of the serial transfer. An undefined value is read if this bit is read during transfer. The data written to COI by an 8-bit manipulation instruction is ignored.

# Wake-up function specification bit (W)

WUP	0 Sets IRQCSI each time serial transfer is completed	
-----	--	--

# Serial interface operation mode select bit (W)

CSIM4	CSIM3	CSIM2	Bit Order of Shift Register	SO Pin Function	SI Pin Function
×	0	0	$SIO_{7-0} \leftrightarrow XA$	SO/P02	SI/P03
			(MSB first)	(CMOS output)	(input)
		1	$SIO_{0-7} \leftrightarrow XA$		
			(LSB first)		

Remark x: don't care

# Serial clock select bit (W)

CSIM1	CSIM0	Serial Clock	SCK Pin Mode
0	0	External clock input to SCK pin	Input
0	1	Timer/event counter output (TO)	Output
1	0	fx/2 <sup>4</sup> (262 kHz) Note	
1	1	fx/2 <sup>4</sup> (262 kHz) Note	

**Note** ( ): fx = 4.19 MHz


# (b) Serial bus interface control register (SBIC)

When the three-line serial I/O mode is used, set SBIC as shown below (for the format of SBIC, refer to 5.6.3 (2) Serial bus interface control register (SBIC)).

This register is manipulated by using a bit manipulation instruction.

The contents of SBIC are cleared to 00H at reset.

The shaded portion in the figure indicate the bits used in the three-line serial I/O mode.



Remark (W): write only

# Command trigger bit (W)

CMDT	This bit controls the output trigger of a command signal (CMD). When this bit is set to 1, the SO latch
	is cleared to 0. Subsequently, the CMDT bit is automatically cleared to 0.

# Bus release trigger bit (W)

RELT	This bit controls the output trigger of a bus release signal (REL). When this bit is set to 1, the SO latch
	is set to 1. Subsequently, the RELT bit is automatically cleared to 0.

Caution Do not use the bits of the SBIC register other than CMDT and RELT in the three-line serial I/O mode.

# (2) Communication operation

In the three-line serial I/O mode, data is transmitted or received in 8-bit units. Each bit of the data is transmitted or received in synchronization with the serial clock.

The shift register performs its shift operation in synchronization with the falling edge of the serial clock ( $\overline{SCK}$ ). The transmit data is retained by the SO latch and output from the SO pin. The receive data input to the SI pin is latched to the shift register at the rising edge of  $\overline{SCK}$ .

When 8-bit data has been completely transferred, the shift register automatically stops, and an interrupt request flag (IRQCSI) is set.




Fig. 5-64 Timing in 3-Line Serial I/O mode

Because the SO pin is a CMOS output pin and outputs the status of the SO latch, the output status of the SO pin can be manipulated by setting the RELT and CMDT bits.

However, do not perform this manipulation during serial transfer.

The output status of the SCK pin can be controlled by manipulating the P01 latch in the output mode (mode of the internal system clock)(refer to **5.6.8 Manipulating SCK pin output**).

# (3) Selecting serial clock

The serial clock is selected by using the bits 0 and 1 of the serial operation mode register (CSIM). The following four types of serial clocks can be selected:


Table 5-9 Selecting Serial Clock and Application (in 3-line serial I/O mode)

Mode F	Mode Register		Serial Clock		ng at which shift register can be read/		
CSIM	CSIM	Source	Masking Serial		en and serial transfer can be started	Application	
1	0		Clock	VVIICE	en and senar transfer can be started		
0	0	External	Automatically	<1>	In operation stop mode (CSIE = 0)	Slave CPU	
		SCK	masked at end	<2>	If serial clock is masked after 8-bit		
0	1	TOUT	of transfer of		serial transfer	Half duplex start-stop	
		F/F	8-bit data	<3>	When SCK is high	synchronization transfer	
						(software control)	
1	0	fx/2 <sup>4</sup>				Medium-speed serial	
						transfer	
1	1	fx/2 <sup>3</sup>				High-speed serial	
						transfer	

# (4) Signals

Fig. 5-65 illustrates the operations of RELT and CMDT.

Fig. 5-65 Operations of RELT and CMDT



# (5) Selecting MSB or LSB

In the three-line serial I/O mode, a function is provided to enable the user to select whether serial data is transferred starting from the MSB or LSB.

Fig. 5-66 shows the configuration of the shift register and internal bus. As shown in this figure, the MSB or LSB can be inverted to read or write data.

Whether transfer is started from the MSB or LSB can be specified by using the bit 2 of the serial operation mode register (CSIM).




Fig. 5-66 Transfer Bit Select Circuit

The bit (MSB or LSB) from which data transfer is started is selected by changing the bit sequence in which the data is written to the shift register (SIO). The shift sequence of SIO is always the same.

Therefore, select the bit from which data transfer is started before writing data to the shift register.

#### (6) Starting transfer

Serial transfer is started when the transfer data is set to the shift register (SIO), if the following two conditions are satisfied:

- Serial interface operation enable/disable bit (CSIE) = 1
- If the internal serial clock is stopped after 8-bit serial transfer or if SCK is high

Caution Transfer is not started even if CSIE is set to "1" after the data has been written to the shift register.

When 8-bit transfer has been completed, the serial transfer is automatically stopped, and an interrupt request flag (IRQCSI) is set.

**Example** To transfer the data of an RAM specified by the HL register to SIO and, at the same time, load the data of SIO to the accumulator and start serial transfer

MOV XA, @HL; Takes out transfer data from RAM

SEL MB15 ; or CLR1 MBE

XCH XA, SIO ; Exchanges transmit data and receive data, and starts transfer

#### (7) Application of 3-line serial I/O mode

**Examples 1.** To transfer data with MSB first with 262-kHz transfer clock (at 4.19 MHz) (master operation)

#### <Program example>


CLR1 MBE

MOV XA, #10000010B

MOV CSIM, XA ; Sets transfer mode


MOV XA, TDATA ; TDATA is address storing transfer data MOV SIO, XA ; Sets transfer data and starts transfer

Caution After transfer has been started for the first time, transfer can be started by setting data to SIO (by using MOV SIO, XA or XCH XA, SIO) the second time and subsequently.



In this example, the SI/SB1 pin of the  $\mu$ PD753036 can be used as an input pin.

**Examples 2.** To transfer data with LSB first with an external clock (slave operation) (In this example, a function to invert MSB and LSB is used to read/write the shift register.)



# <Program example>

# Main routine

CLR1 MBE

MOV XA, #84H

MOV CSIM, XA ; Stops serial operation, MSB/LSB inverse mode, external clock

MOV XA, TDATA

MOV SIO, XA; Sets transfer data and starts transfer

EI IECSI

ΕI

# Interrupt routine (MBE = 0)


MOV XA, TDATA


XCH XA, SIO ; Receive data  $\leftrightarrow$  transfer data, starts transfer

MOV RDATA, XA ; Saves receive data

RETI

Examples 3. To transmit or receive data at high speeds using a 524-kHz (at 4.19 MHz) transfer clock






# 5.6.6 Operation in 2-line serial I/O mode

The two-line serial I/O mode can be used in any communication format if so specified by the program. Basically, communication is established by using two lines: serial clock (SCK) and serial data input/output (SB0 or SB1).

Fig. 5-67 Example of System Configuration in 2-Line Serial I/O Mode

# 2-line serial I/O $\leftrightarrow$ 2-line serial I/O



**Remark** The  $\mu$ PD753036 can be also used as a slave CPU.

# (1) Register setting

When the two-line serial I/O mode is used, the following two registers must be set:

- Serial operation mode register (CSIM)
- Serial bus interface control register (SBIC)


# (a) Serial operation mode register (CSIM)

When the two-line serial I/O mode is used, set the CSIM as shown below (for the format of the CSIM, refer to 5.6.3 (1) Serial operation mode register (CSIM)).

The CSIM is manipulated by using an 8-bit manipulation instruction. Bits 7, 6, and 5 can also be manipulated in 1-bit units.

The contents of the CSIM are cleared to 00H at reset.

The shaded portion in the figure indicates the bits used in the two-line serial I/O mode.



Remark (R): read only (W): write only

# Serial interface operation enable/disable bit (W)

		Operation of Shift	Serial Clock Counter	IRQCSI Flag	SO/SB0 and SI/SB1
		Register	Serial Clock Counter	INQUSI Flag	Pins
CSIE	1	Shift operation enabled	Count operation	Can be set	Function in each mode and port 0 function shared

#### Signal from address comparator (R)

COI <sup>Note</sup>	Clear Condition (COI = 0)	Set Condition (COI = 1)
	When data of slave address register (SVA) and	When data of slave address register (SVA) and
	data of shift register do not coincide	data of shift register coincide

**Note** COI can be read before the start of serial transfer and after completion of the serial transfer. An undefined value is read if this bit is read during transfer. The data written to COI by an 8-bit manipulation instruction is ignored.

# Wake-up function specification bit (W)

WUP	0	Sets IRQCSI each time serial transfer is completed
-----	---	--

#### Serial interface operation mode select bit (W)

	CSIM4	CSIM3	CSIM2	Bit Order of Shift Register	SO Pin Function	SI Pin Function
ſ	0	1	1	$SIO_{7-0} \leftrightarrow XA$	SB0/P02	P03 input
				(MSB first)	(N-ch open-drain I/O)	
	1				P02 input	SB1/P03
						(N-ch open-drain I/O)

# Serial clock select bit (W)

CSIM1	CSIM0	Serial Clock	SCK Pin Mode
0	0	External clock input to SCK pin	Input
0	1	Timer/event counter output (TO)	Output
1	0	fx/2 <sup>6</sup> (65.5 kHz) Note	
1	1		

**Note** ( ): fx = 4.19 MHz

# (b) Serial bus interface control register (SBIC)


When the two-line serial I/O mode is used, set SBIC as shown below (for the format of SBIC, refer to  ${\bf 5.6.3}$ 

# (2) Serial bus interface control register (SBIC)).

This register is manipulated by using a bit manipulation instruction.

The contents of SBIC are cleared to 00H at reset.

The shaded portion in the figure indicate the bits used in the two-line serial I/O mode.



Remark (W): write only

# Command trigger bit (W)

CMDT	This bit controls the output trigger of a command signal (CMD). When this bit is set to 1, the SO latch
	is cleared to 0. After that, the CMDT bit is automatically cleared to 0.

# Bus release trigger bit (W)

RELT	This bit controls the output trigger of a bus release signal (REL). When this bit is set to 1, the SO latch
	is set to 1. After that, the RELT bit is automatically cleared to 0.

Caution Do not use the bits of the SBIC register other than CMDT and RELT in the two-line serial I/O mode.

#### (2) Communication operation

In the two-line serial I/O mode, data are transmitted or received in 8-bit units. Data are transmitted or received in synchronization with the serial clock, on a bit-by-bit basis.

The shift register performs its shift operation in synchronization with the falling edge of the serial clock ( $\overline{SCK}$ ). The transmit data is retained by the SO latch and output from the SB0/P02 (or SB1/P03) pin with the  $\overline{MSB}$  first. The receive data input from the SB0 pin (or SB1) is latched to the shift register at the rising edge of  $\overline{SCK}$ . When the 8-bit data has been completely transferred, the shift register is automatically stopped, and an interrupt request flag (IRQCSI) is set.




Fig. 5-68 Timing in 2-Line Serial I/O Mode

The SB0 (or SB1) pin specified as the serial data bus is an N-ch open-drain I/O pin, and must be externally pulled up. Because it is necessary to turn off the N-ch transistor when data is received, write FFH to SIO in advance.

Because the SB0 (or SB1) pin outputs the status of the SO latch, the output status of the SB0 (or SB1) pin can be manipulated by setting the RELT and CMDT bits.

However, do not perform this manipulation during serial transfer.

The output status of the SCK pin can be controlled by manipulating the P01 output latch in the output mode (mode of the internal system clock) (refer to **5.6.8 Manipulating SCK pin output**).

# (3) Selecting serial clock

The serial clock is selected by using the bits 0 and 1 of the serial operation mode register (CSIM). The following three types of serial clocks can be selected:


Table 5-10 Selecting Serial Clock and Application (in 2-line serial I/O mode)

Mode Register		Serial Clock		Timing at which shift register can be read/			
CSIM	CSIM	Source	Masking Serial	written and serial transfer can be started		Application	
1	0		Clock	VVIILL	en and senai transier can be started		
0	0	External	Automatically	<1>	In operation stop mode (CSIE = 0)	Slave CPU	
		SCK	masked at end	<2>	If serial clock is masked after 8-bit		
0	1	TOUT	of transfer of		serial transfer	Serial transfer at any	
		F/F	8-bit data	<3>	When SCK is high	speed	
1	0	fx/2 <sup>6</sup>				Low-speed serial	
1	1					transfer	

# (4) Signals

Fig. 5-69 illustrates the operations of RELT and CMDT.

Fig. 5-69 Operations of RELT and CMDT



#### (5) Starting transfer

Serial transfer is started when the transfer data is set to the shift register (SIO), if the following two conditions are satisfied:

- Serial interface operation enable/disable bit (CSIE) = 1
- · If the internal serial clock is stopped after 8-bit serial transfer or if SCK is high

# Cautions 1. Transfer is not started even if CSIE is set to "1" after the data has been written to the shift register.

2. Because it is necessary to turn off the N-ch transistor when data is received, write FFH to SIO in advance.

When 8-bit transfer has been completed, the serial transfer is automatically stopped, and an interrupt request flag (IRQCSI) is set.

#### (6) Error detection

In the two-line serial I/O mode, because the status of the serial bus SB0 or SB1 during transmission is also loaded to the shift register SIO of the device transmitting data, an error can be detected by the following methods:

# (a) By comparing SIO data before and after transmission

If the two data differ from each other, it may be assumed that a transmission error has occurred.


# (b) By using slave address register (SVA)

The transmit data is set to SIO and SVA and transmission is executed. After transmission, the COI bit (coincidence signal from the address comparator) of the serial operation mode register (CSIM) is tested. If this bit is "1", the transmission has been completed normally. If it is "0", it may be assumed that a transmission error has occurred.

# (7) Application of two-line serial I/O mode

The two-line serial I/O mode can be used to connect plural devices by configuring a serial bus.

**Example** To configure a system by connecting the  $\mu$ PD753036 as the master and  $\mu$ PD75104,  $\mu$ PD75402A, and  $\mu$ PD7225G as slaves



The SI and SO pins of the  $\mu$ PD75104 are connected together. When serial data is not output, the serial operation mode register is manipulated and the output buffer is turned off to release the bus.

Because the SO pin of the  $\mu$ PD75402A cannot go into a high-impedance state, a transistor is connected to the SO pin as shown in the figure, so that the SO pin can be used as an open-collector output pin. When data is input to the  $\mu$ PD75402A, the transistor is turned off by writing 00H to the shift register in advance. When each microcontroller outputs data is determined in advance.

The serial clock is output by the  $\mu$ PD753036, which is the master. All the slave microcontrollers operate on an external clock.

#### 5.6.7 Operation in SBI mode

SBI (serial bus interface) is a high-speed serial interface method conforming to NEC's serial bus format.

SBI is a high-speed serial bus with a single master and is based on a clocked serial I/O method added with functions to configure a bus, so that communication can be established among two or more devices with two signal lines. Therefore, the number of ports and the wiring length of the printed circuit board can be reduced when a serial bus is configured among two or more microcontrollers and peripheral ICs.

The master can output an "address" to select a slave device with which it is to communicate, a "command" to instruct the slave of the operation to be performed, and actual "data" to the slave via the serial data bus. The slave identifies the data it has received from the master as an "address", "command", or "data" by using hardware. This SBI function simplifies the portion of the application program that controls the serial interface.

The SBI function is provided in many devices such as the "75XL series", "75X series", and 8- and 16-bit single-chip microcontrollers in the "78K series".

Fig. 5-70 shows an example of the configuration of the serial bus when CPUs and peripheral ICs have a serial interface conforming to SBI.




Fig. 5-70 Example of SBI System Configuration

- Cautions 1. Because the serial data bus pin SB0 (or SB1) serves as an open-drain output pin in the SBI mode, the serial data bus line is wired-ORed. The serial data bus line must be connected with a pull-up resistor.
  - 2. When the master is exchanged with a slave, the mode of the serial clock line (SCK) is changed between input and output asynchronously between the master and slave. Therefore, a pull-up resistor must be connect to the SCK line.

#### (1) Function of SBI

If two or more devices are connected to configure a serial bus with the existing serial I/O method, many ports and wiring are necessary for distinguishing among the chip select signal, command, and data, and for identifying the busy status, because the existing serial I/O method only provides a data transfer function. Moreover, if software is used to distinguish the signals and identify the status, the workload of the software increases.

In the SBI mode, the serial bus can be configured by using only two lines: serial clock  $\overline{SCK}$  and serial data bus SB0 or SB1. Therefore, the number of ports can be reduced and the wiring on the printed circuit board can be shortened.

The functions of the SBI mode are described below.

#### (a) Address/command/data identification function

Serial data is identified as an address, command, or data.

# (b) Chip select function by using address

The master transmits an address to a slave to select the slave (chip select).

# (c) Wake-up function

The slave can judge whether it has received an address (whether the slave has received the chip select signal from the master) by using the wake-up function (which can be set or cleared via software). When the wake-up function is set, an interrupt (IRQCSI) is generated when the slave has received an address coinciding with its own address. Therefore, even when the master communicates with two or more slaves, the slaves other than that selected by the master can operate independently of the serial communication between the master and selected slave.

# (d) Acknowledge signal (ACK) control function

The acknowledge signal is controlled so that confirmation can be made that serial data has been received.

# (e) Busy signal (BUSY) control function


The busy signal that notifies the master of the busy status of a slave is controlled.

# (2) Definition of SBI

This paragraph describes the format of the serial data in the SBI mode and the meanings of the signals used. The serial data transferred in the SBI mode are classified into "address", "command", and "data".

Fig. 5-71 shows the transfer timing of the address, command, and data.

Fig. 5-71 SBI Transfer Timing




The bus release and command signals are output by the master.  $\overline{\text{BUSY}}$  is output by the slave.  $\overline{\text{ACK}}$  can be output by both the master and slave (usually, this signal is output by the receiver of 8-bit data).

The master continues outputting the serial clock since the start of 8-bit data transfer until the BUSY signal is deasserted.

# (a) Bus release signal (REL)

The bus release signal is asserted when the SB0 or SB1 line goes high while the  $\overline{SCK}$  line is high (i.e., when the serial clock is not output). This signal is output by the master.

Fig. 5-72 Bus Release Signal




The bus release signal indicates that the master is to transmit an address to a slave. The slave has hardware that detects the bus release signal.

# (b) Command signal (CMD)

The command signal is asserted when the SB0 or SB1 line goes low while the  $\overline{SCK}$  line is high (i.e., when the serial clock is not output). This signal is output by the master.

Fig. 5-73 Command Signal




The slave has hardware that detects the command signal.

# (c) Address


An address is 8-bit data output by the master to select a specific slave from the slaves connected to the bus line.

Fig. 5-74 Address



The 8-bit data following the bus release signal and command signal is defined as an address. The slave detects an address by using hardware, and checks whether the 8-bit data coincides with its own specification number (slave address). If the 8-bit data coincides with the slave address, the slave is selected. Subsequently, the slave communicates with the master, until the master later unselects the slave.

Fig. 5-75 Selecting Slave by Address



# (d) Command and data

The master transmits commands to or transmits or receives data to or from the slave it has selected by transmitting an address.

Fig. 5-76 Command





Fig. 5-77 Data




The 8-bit data following the command signal is defined as a command. The 8-bit data that does not follow the command signal is defined as data. How to use the command and data can be determined as you like, depending on the communication specified.

# (e) Acknowledge signal (ACK)

The acknowledge signal is used for confirmation of data reception between the transmitter and receiver sides.

Fig. 5-78 Acknowledge Signal



The acknowledge signal is a one-shot pulse synchronized with the falling edge of  $\overline{SCK}$  after 8-bit data has been transferred, and can be synchronized with arbitrary assertion of  $\overline{SCK}$ .


The transmitter side checks, after it has transmitted 8-bit data, whether the receiver side returns an acknowledge signal. If the acknowledge signal is not returned for a fixed time after the data has been transmitted, it is judged that the data has not been received correctly.

# (f) Busy (BUSY) and ready (READY) signals

The busy signal is output by a slave to inform the master that the slave is preparing for transmission or reception.

The ready signal is also output by a slave to inform the master that the slave is now ready for transmission or reception.

Fig. 5-79 Busy and Ready Signals



In the SBI mode, the slave makes the SB0 (or SB1) line low to inform the master of the busy status. The busy signal is output following the acknowledge signal output by the master or slave. The busy signal is asserted or deasserted in synchronization with the falling edge of  $\overline{SCK}$ . The master automatically ends output of serial clock  $\overline{SCK}$  when the busy signal is deasserted.

The master can start the next transfer when the busy signal has been deasserted and the ready signal is asserted.

#### (3) Register setting

When the SBI mode is used, the following two registers must be set:

- Serial operation mode register (CSIM)
- Serial bus interface control register (SBIC)


# (a) Serial operation mode register (CSIM)

When the SBI mode is used, set the CSIM as shown below (for the format of the CSIM, refer to **5.6.3 (1)** Serial operation mode register (CSIM)).

The CSIM is manipulated by using an 8-bit manipulation instruction. Bits 7, 6, and 5 can also be manipulated in 1-bit units.

The contents of the CSIM are cleared to 00H at reset.

The shaded portion in the figure indicates the bits used in the three-line serial I/O mode.



Remark (R) : read only

(W): write only

# Serial interface operation enable/disable bit (W)

		Operation of Shift Register	Serial Clock Counter	IRQCSI Flag	SO/SB0 and SI/SB1 Pins
CSIE	1	Shift operation range	Count operation	Can be set	Function in each mode and port 0 function
					shared

#### Signal from address comparator (R)

COI <sup>Note</sup> Clear Condition (COI = 0)		Set Condition (COI = 1)	
	When data of slave address register (SVA)	When data of slave address register (SVA)	
	and data of shift register do not coincide	and data of shift register coincide	

**Note** COI can be read before the start of serial transfer and after completion of the serial transfer. An undefined value is read if this bit is read during transfer. The data written to COI by an 8-bit manipulation instruction is ignored.

# Wake-up function specification bit (W)

WUP	0	Sets IRQCSI each time serial transfer is completed with SBI mode masked.	
	1	Used only by the slave in SBI mode. IRQCSI is set only when an address received by the slave	
		after the bus has been released coincides with the data of the slave register of the slave (wake-	
		up status). SB0 or SB1 goes into a high-impedance state.	

Caution BUSY is not deasserted if WUP is set to 1 while the BUSY signal is output. In the SBI mode, the BUSY signal is output after a command to deassert the BUSY signal has been issued until the next serial clock (SCK) falls. Before setting WUP to 1, be sure to deassert the BUSY signal and confirm that the SB0 (or SB10 pin has gone high.

# Serial interface operation mode select bit (W)

CSIM4	CSIM3	CSIM2	Bit Order of Shift Register	SO Pin Function	SI Pin Function
0	1	0	SIO <sub>7-0</sub> ↔ XA (MSB first)	SB0/P02	P03 input
				(N-ch open-drain)	
1				P02 input	SB1/P03
					(N-ch open-drain I/O)

# Serial clock select bit (W)

CSIM1	CSIM0	Serial Clock	SCK Pin Mode
0	0	External clock input to SCK pin	Input
0	1	Timer/event counter output (TO)	Output
1	0	fx/2 <sup>4</sup> (262 kHz) <sup>Note</sup>	
1	1	fx/2 <sup>3</sup> (524 kHz) <sup>Note</sup>	

**Note** ( ): fx = 4.19 MHz


# (b) Serial bus interface control register (SBIC)

When the SBI mode is used, set SBIC as shown below (for the format of SBIC, refer to **5.6.3 (2) Serial bus interface control register (SBIC)**).

This register is manipulated by using a bit manipulation instruction.

The contents of SBIC are cleared to 00H at reset.

The shaded portion in the figure indicate the bits used in the three-line serial I/O mode.



Remark (R) : read only

(W) : write only(R/W) : read/write

# Busy enable bit (R/W)

BSY	/E	0	<1> Disables automatic output of busy signal
			<2> Stops output of busy signal in synchronization with falling edge of SCK immediately after clear instruction has been executed
		1	Outputs busy signal in synchronization with falling of SCK following acknowledge signal

# Acknowledge detection flag (R)

ACKD	Clear condition (ACKD = 0)	Set condition (ACKD = 1)
	<1> At start of transfer	When acknowledge signal (ACK) is detected (syn-
	<2> At reset input	chronized with falling edge of SCK)

# Acknowledge enable bit (R/W)

ACKE	0	Disables automatic output of acknowledge signal (output by ACKT is enabled)		
	1	When set before end of transfer	ACK is output in synchronization with 9th SCK	
		When set after end of transfer	,,	
			execution of set instruction	

# Acknowledge trigger bit (W)

ACKT	If this bit is set after end of transfer, $\overline{ACK}$ is output in synchronization with next $\overline{SCK}$ .	This bit is
	automatically cleared to 0 after ACK signal has been output.	

- Cautions 1. Do not set this bit to 1 before the end of serial transfer and during transfer.
  - 2. ACKT cannot be cleared by software.
  - 3. To set ACKT, clear ACKE to 0.

# Command detection flag (R)

CMDD	Clear Condition (CMDD = 0)	Set Condition (CMDD = 1)
	<1> When transfer start instruction is executed	When command signal (CMD) is detected
	<2> When bus release signal (REL) is detected	
	<3> When reset signal is input	
	<4> CSIE = 0 (Refer to <b>Fig. 5-60</b> .)	

# Bus release detection flag (R)

RELD	Clear Condition (RELD = 0)	Set Condition (RELD = 1)
	<1> When transfer start instruction is executed	When bus release signal (REL) is detected
	<2> When reset signal is input	
	<3> CSIE = 0 (Refer to Fig. 5-60.)	
	<4> When SVA and SIO do not coincide when	
	address is received	

# Command trigger bit (W)

CMDT	This bit controls output trigger of command signal (CMD). When this bit is set to 1, SO latch is cleared
	to 0. Subsequently, the CMDT bit is automatically cleared to 0.

Caution Do not set SB0 (or SB1) during serial transfer. Be sure to set it before the start of, or after the end of, transfer.

# Bus release trigger bit (W)

	RELT	This bit controls output trigger of bus release signal (REL). When this bit is set to 1, SO latch is set
ı		to 1. Subsequently, the RELT bit is automatically cleared to 0.

Caution Do not set SB0 (or SB1) during serial transfer. Be sure to set it before the start of, or after the end of, transfer.

# (4) Selecting serial clock

The serial clock is selected by using the bits 0 and 1 of the serial operation mode register (CSIM). The following four types of serial clocks can be selected:

Table 5-11 Selecting Serial Clock and Application (in SBI mode)

Mode F	Mode Register		Serial Clock	Timing at which shift register	
CSIM	CSIM	Source	Masking Serial Clock	can be read/written and serial	Application
1	0			transfer can be started	
0	0	External	Automatically masked	<1>In operation stop mode	Slave CPU
		SCK	at end of transfer of 8-	(CSIE = 0) <2> If serial clock is masked after 8-bit serial transfer	
0	1	TOUT	bit data		Serial transfer at any
		F/F			speed
1	0	fx/2 <sup>4</sup>		<3> When SCK is high	Medium-speed serial
					transfer
1	1	fx/2 <sup>3</sup>			High-speed serial
					transfer

When the internal system clock is selected,  $\overline{SCK}$  is internally stopped when it has been asserted and deasserted eight times. Externally, however, counting  $\overline{SCK}$  continues until the slave enters the ready status.

# (5) Signals

Figs. 5-80 through 5-85 illustrate the operations of the signals in the SBI mode. Table 5-12 lists the signals used in the SBI mode.




Fig. 5-80 Operations of RELT, CMDT, RELD, and CMDD (master)

Fig. 5-81 Operations of RELT, CMDT, RELD, and CMDD (slave)





Fig. 5-82 Operation of ACKT


Set after completion of transfer




Caution Do not set ACKT before completion of transfer.

Fig. 5-83 Operation of ACKE


# (a) When ACKE = 1 before completion of transfer




# (b) When set after completion of transfer



# (c) When ACKE = 0 on completion of transfer




# (d) If period of ACKE = 1 is short




When set during this period and ACKE = 0 at falling of  $\overline{SCK}$ 

Fig. 5-84 Operation of ACKD


# (a) When ACK signal is output during period of 9th clock of SCK





# (b) When ACK signal is output after 9th clock of SCK



# (c) Timing when transfer start command is issued during BUSY







User's Manual U10201EJ2V4UM00

Table 5-12 Signals in SBI Mode (1/2)

Signal Name	Outputting Device	Definition	Timing Chart	Output Condition	Influence on Flag	Meaning of Signal
Bus release signal (REL)	Master	Rising edge of SB0 or SB1 when $\overline{SCK} = 1$	SB0, SB1	Setting of RELT	Sets RELD     Clears CMDD	Subsequently outputs CMD signal to indicate that transmit data is address
Command signal (CMD)	Master	Falling edge of SB0 or SB1 when SCK = 1	SCK "H" SB0, SB1	Setting of CMDT	Sets CMDD	i) Data transmitted after output of RELD signal is address ii) RELD signal is not output. Transmit data is command
Acknowledge signal (ACK)	Master/ slave	Low-level signal output to SB0 or SB1 during 1-clock period of SCK after completion of serial reception	[Synchronous busy output]	<1> ACKE = 1 <2> Setting of ACKT	Sets ACKD	Reception completed
Busy signal (BUSY)	Slave	[Synchronous busy signal] Low-level signal output to SB0 or SB1 following acknowledge signal	ACK-BUSY-	• BSYE = 1	_	Serial reception is disabled because processing is in progress
Ready signal (READY)	Slave	High-level signal output to SB0 or SB1 before and after start of serial transfer	SB0, SB1 D0 READY SB0, SB1 D0 READY	<1>BSYE = 0 <2>Execution of instruction to write data to SIO (transfer start command)	_	Serial reception is enabled

Table 5-12 Signals in SBI Mode (2/2)

Signal Name	Outputting Device	Definition	Timing Chart	Output Condition	Influence on Flag	Meaning of Signal
Serial clock (SCK)	Master	Synchronous clock used to output address/command/data, ACK signal, and synchronous BUSY signal. Address/command/dataistransferred at first eight clocks	SCK 1 2 7 8 9 10 SB0, SB1 X X		ecution of truction to the data to SIO en CSIE = 1 (rising of 9th clock) Note 1 rt mmand) Note 2	Timing of signal output to serial data bus
Address (A7-A0)	Master	8-bit data transferred in synchronization with SCK after REL and CMD signals are output	SCK 1 2 7 8 SB0, SB1 REL CMD	Execution of instruction to write data to SIO when CSIE = 1 (serial transfer		Address value of slave device on serial bus
Command (C7-C0)	Master	8-bit data transferred in synchronization with SCK after only CMD signal is output without REL signal	SCK 1 2 7 8 SB0, SB1 CMD	start command) <sup>Note 2</sup>		Command/message to slave device
Data (D7-D0)	Master/ slave	8-bit data transferred in synchronization with SCK when both REL and CMD signals are not output	SCK 1 2 7 8 SB0, SB1			Numeric value to be processed by slave or master device

**Notes 1.** IRQCSI is always set at the rising edge of the 9th clock of  $\overline{SCK}$  when WUP = 0.

When WUP = 1, an address is received. Only when the address coincides with the value of the slave address register (SVA), IRQCSI is set at the rising edge of the 9th clock of  $\overline{SCK}$ .

2. In the BUSY status, transfer is not started until the READY status is set.

User's Manual U10201EJ2V4UM00

# (6) Pin configuration

The configurations of the serial clock pin (SCK) and serial data bus pin (SB0 or SB1) are as follows:

Because the serial data bus line is of N-ch open-drain output configuration, an external pull-up resistor must be connected to it.




Fig. 5-86 Pin Configuration

Caution Because it is necessary to turn off the N-ch transistor when data is received, write FFH to SIO in advance. The transistor can be always turned off during transfer. If the wake-up function specification bit (WUP) = 1, however, the N-ch transistor is always off. Therefore, it is not necessary to write FFH to SIO before reception occurs.

#### (7) Detection of address coincidence

In the SBI mode, the master transmits an address to select a specific slave and then starts communicating with the selected slave.

Whether the address transmitted to a slave coincides with the address of the slave is detected by the hardware of the slave. For this purpose, the slave is provided with a slave address register (SVA). In the wake-up status (WUP = 1), the slave sets IRQCSI only when the address transmitted from the master coincides with the value set to the SVA of the slave.

# Cautions 1. Whether a slave is selected or not is detected by detecting coincidence between the address transmitted from the master and the slave address of the slave after the bus has been released (RELD = 1).

For this coincidence detection, an address coincidence interrupt (IRQCSI) that is generated when WUP = 1 is usually used. Therefore, determine whether a slave is selected or not when WUP = 1.

 To determine whether the slave is selected or not when WUP = 0 and without using the interrupt, do not determine the address coincidence, but transmit or receive a command set by program in advance.

#### (8) Error detection

In the SBI mode, because the status of the serial bus SB0 or SB1 during transmission is also loaded to the shift register SIO of the device transmitting data, an error can be detected by the following methods:

#### (a) By comparing SIO data before and after transmission

If the two data differ from each other, it may be assumed that a transmission error has occurred.

# (b) By using slave address register (SVA)

The transmit data is set to SIO and SVA and transmission is executed. After transmission, the COI bit (coincidence signal from the address comparator) of the serial operation mode register (CSIM) is tested. If this bit is "1", the transmission has been completed normally. If it is "0", it may be assumed that a transmission error has occurred.

# (9) Communication operation

In the SBI mode, the master usually selects one of the slave devices with which it is to communicate, by outputting an "address" onto the serial bus.

After the master has determined the slave device, commands and data are transmitted or received between the master and slave. In this way, serial communication is implemented.

Figs. 5-87 through 5-90 show the timing charts illustrating each data communication.

In the SBI mode, the shift register performs its shift operation in synchronization with the falling edge of the serial clock ( $\overline{SCK}$ ), and the transmit data is latched to the SO latch and output from the SB0/P02 or SB1/P03 pin with the MSB first. The received data input to the SB0 (or SB1) pin at the rising edge of  $\overline{SCK}$  is latched to the shift register.




Fig. 5-87 Address Transmission from Master Device to Slave Device (WUP = 1)

Clears

Outputs Outputs BUSY

Program processing

Hardware operation

Sets

CMDD

Master device processing (transmitter side) Interrupt processing (preparation for next serial transfer) Writes SIO Program processing IRQCSI occurs Sets ACKD Stops SCK Serial transmission Hardware operation Transfer line SCK pin BUSY ACK READY SB0, SB1 pin Command Slave device processing (receiver side) Analyzes Sets command ACKT Clears BUSY Reads

Serial reception

SIO

IRQCSI

Fig. 5-88 Command Transmission from Master Device to Slave Device

User's Manual U10201EJ2V4UM00




Fig. 5-89 Data Transmission from Master Device to Slave Device




Fig. 5-90 Data Transmission from Slave Device to Master Device

#### (10) Starting transfer

Serial transfer is started when the transfer data is set to the shift register (SIO), if the following two conditions are satisfied:

- Serial interface operation enable/disable bit (CSIE) = 1
- If the internal serial clock is stopped after 8-bit serial transfer or if SCK is high

Cautions 1. Transfer is not started even if CSIE is set to "1" after the data has been written to the shift register.

2. Because it is necessary to turn off the N-ch transistor when data is received, write FFH to SIO in advance.

When the wake-up function specification bit (WUP) = 1, however, it is not necessary to write FFH to SIO because the N-ch transistor is always off.

3. If data is written to SIO while the slave is busy, the data is not lost.

When the SB0 (or SB1) input goes high and the slave becomes ready after the slave has been released from the busy status, transfer is started.

When 8-bit transfer has been completed, the serial transfer is automatically stopped, and an interrupt request flag (IRQCSI) is set.

**Example** To transfer the data of the RAM addressed by the HL register and at the same time, load the data of SIO to the accumulator, and start serial transfer

MOV XA, @HL; Extracts transmitted data from RAM

SEL MB15 ; or CLR1 MBE

XCH XA, SIO ; Exchanges transmitted data and received data, and starts transfer

## (11) Notes on SBI mode

(a) Whether a slave is selected or not is determined by determining coincidence between an address transmitted from the master after the bus has been released (RELD = 1) and the slave address of the slave.

To determine this coincidence, an address coincidence interrupt (IRQCSI) that is generated when WUP = 1 is usually used. Therefore, determine whether a slave is selected or not by using the slave address when WUP = 1.

- (b) To determine whether a slave is selected or not when WUP = 0 and without using the interrupt, do not determine address coincidence but transmit or receive a command set in advance by the program.
- (c) If WUP is set to 1 while the BUSY signal is output, the BUSY signal is not deasserted. In the SBI mode, the BUSY signal is output until the next serial clock (SCK) falls after a command that deassert the BUSY signal has been issued. Before setting WUP to 1, be sure to deassert the BUSY signal and confirm that the SB0 (or SB1) pin has gone high.

## (12) Application of SBI mode

This paragraph introduces an application example in which serial data communication is executed in the SBI mode. In this example, the  $\mu$ PD753036 can operate as both the master and slave CPU on the serial bus. Moreover, the master can be changed by a command.


# (a) Serial bus configuration

In the application example presented below, it is assumed that the  $\mu$ PD753036 is connected to the bus line as one of the devices in the serial bus.

The  $\mu$ PD753036 uses the serial data bus SB0 (or SB1) and serial clock (SCK) pins.

Fig. 5-91 shows an example of serial bus configuration.

Fig. 5-91 Example of Serial Bus Configuration



#### (b) Command description

#### <Types of commands>

In this application example, the following commands are used:

<1> READ : Transfers data from slave to master <2> WRITE : Transfers data from master to slave

<3> END : Notifies slave of end of WRITE command

<4> STOP : Notifies slave that WRITE command has been aborted

<5> STATUS : Reads status of slave

<6> RESET : Unselects slave currently selected
<7> CHGMST : Relinquishes mastership to slave

#### <Communication procedure>

Communication between the master and a slave is carried out by the following procedure:

<1> The master transmits the address of a slave with which the master is to communicate in order to select the slave (chip select).

The slave that has received the address returns ACK to start communication with the master (the slave is selected).

- <2> Commands and data are transmitted between the master and the slave selected in <1>.
  Note that the other slaves must be unselected because commands and data are transmitted between the master and a slave on a one-to-one basis.
- <3> Communication ends when the slave is unselected. The slave is unselected in the following cases:
  - When the master transmits the RESET command, the selected slave is unselected.
  - When the master is changed to a slave by the CHGMST command, the device changed to a slave is unselected.

#### <Command format>

Here is the transfer format of each command:

#### <1> READ command

This command reads data from a slave. The number of data to be read is variable from 1 to 256 bytes. The master specifies the number of data as a parameter. If 00H is specified as the number of data, data of 256 bytes is transferred.

Fig. 5-92 Transfer Format of READ Command



Remark M : output by master

S : output by slave

If the slave has more data than the amount of data it has received, the slave returns  $\overline{ACK}$ ; if not, the slave does not return  $\overline{ACK}$ , and an error occurs.

Each time the master has received 1 byte, the master sends  $\overline{ACK}$  to the slave.

#### <2> WRITE, END, and STOP commands

The WRITE command writes data to a slave. The amount of data to be written is variable from 1 to 256 bytes. The master specifies the amount of data as a parameter. If 00H is specified as the amount of data, 256 bytes of data is transferred.

Fig. 5-93 Transfer Formats of WRITE and END Commands



Remark M : output by master


S : output by slave

The slave returns  $\overline{ACK}$  after it has received the amount of data if the slave has an enough area to store the received data. If the area is insufficient, the slave does not return  $\overline{ACK}$ , and an error occurs. The master sends the END command after it has transferred all the data. This command notifies the slave that all the data has been correctly transferred.

The slave may receive the END command even before it has received all the data. In this case, all the data the slave has received before it receives the END command is valid.

The master compares the contents of SIO before and after transfer to check if the data has been correctly output to the bus. If the contents of SIO before and after transfer differ, the master issues the STOP command to stop data transfer.

Fig. 5-94 Transfer Format of STOP Command



Remark M : output by master


S: output by slave

When the slave receives the STOP command, it invalidates the 1-byte data it received immediately before reception of the STOP command.

#### <3> STATUS command

This command reads the status of the slave currently selected.


Fig. 5-95 Transfer Format of STATUS Command



**Remark** M : output by master S : output by slave

The format of the status returned by the slave is as follows:

Fig. 5-96 Status Format of STATUS Command




The master returns  $\overline{\text{ACK}}$  when it has received the data from the slave.

#### <4> RESET command

This command unselects the slave currently selected. By sending the RESET command, the master can unselect all the slaves.

Fig. 5-97 Transfer Format of RESET Command



Remark M : output by master

S : output by slave

# <5> CHGMST command

This command gives the mastership to the slave currently selected.

Fig. 5-98 Transfer Format of CHGMST Command



Remark M: output by master

S : output by slave

When the slave has received the CHGMST command, it decides whether it can receive the mastership, and returns the following data to the master:

• FFH: Master can be changed

• 00H: Master cannot be changed

The slave compares the contents of SIO before and after transfer of data. If the SIO contents do not coincide, the slave does not return  $\overline{ACK}$ , and an error occurs.

The master returns ACK when it has received data. If the received data is FFH, the master starts operating as a slave. After the slave has sent data FFH and received ACK from the master, it starts operating as a master.

#### <Occurrence of error>

An error may occur during communication between the master and a slave.

If an error occurs, the slave notifies the master of occurrence of an error by not returning ACK to the master. If an error occurs only when the slave receives data, the slave sets the bit of the status that indicates occurrence of an error and cancels the processing of all the commands under execution.

The master checks whether the slave has returned ACK after it has completed transfer of 1 byte. If the slave does not return  $\overline{ACK}$  within a specified time after the master has completed transfer, the master judges that an error has occurred, and outputs a dummy  $\overline{ACK}$  signal.

Processing by slave Reception completed.

Error occurs. Slave stops processing.

ACK

ACK

ACK

Master checks whether ACK is returned from slave.

Transfer completed.

Master starts checking ACK.

Fig. 5-99 Operations of Master and Slave in Case of Error

The following types of errors may occur:

#### • Error occurs in slave

- <1> If the transfer format of a command is wrong
- <2> If an undefined command is received
- <3> If the amount of data to be transferred by the slave is insufficient when READ command is executed

Error occurs.

Master outputs ACK.

- <4> If the slave does not have an enough area to store data when the WRITE command is executed
- <5> If the data transferred by the READ, STATUS, or CHGMST command changes

If any of the above occurs, the slave does not return ACK.

## • Error occurs in master

When the data to be transferred by the master changes when the WRITE command is executed, the master sends the STOP command to the slave.

## 5.6.8 Manipulating SCK pin output

Because the SCK/P01 pin is provided with an output latch, it can perform static output through software manipulation, in addition to normal clock output.

By manipulating the P01 output latch, a chosen number of SCKs can be set via software. (The SO/SB0 and SI/SB1 pins are controlled by the RELT and CMDT bits of SBIC.)

The SCK/P01 pin output is manipulated as follows:

- <1> Set the serial operation mode register (CSIM) (SCK pin: output mode). While serial transfer is stopped, SCK from the serial clock control circuit is 1.
- <2> Manipulate the P01 output latch by using a bit manipulation instruction.

Example To output 1 clock to SCK/P01 via software


SEL MB15 ; or CLR1 MBE

MOV XA, #10000011B ; SCK (fx/2<sup>3</sup>), output mode

MOV CSIM, XA

CLR1 0FF0H.1 ;  $\overline{SCK/P01} \leftarrow 0$ SET1 0FF0H.1 ;  $\overline{SCK/P01} \leftarrow 1$ 

Fig. 5-100 Configuration of SCK/P01 Pin



The P01 output latch is mapped to bit 1 of address FF0H. It is set to "1" when the RESET signal is asserted.

Cautions 1. Set the P01 output latch to 1 during normal serial transfer.

2. The address of the P01 output latch cannot be specified as "PORT0.1", as shown in the example below. Directly describe the address (0FF0H.1) as the operand of an instruction. When the instruction is executed, however, it is necessary that MBE = 0 or (MBE = 1, MBS = 15) has been set in advance.

CLR PORT0.1
SET1 PORT0.1
Can be used
CLR1 0FF0H.1
SET1 0FF0H.1


# 5.7 LCD Controller/Driver

# 5.7.1 Configuration of LCD controller/driver

The  $\mu$ PD753036 contains a display controller that generates segment and command signals according to the data of the display memory, and a segment driver and a common driver that can directly drive an LCD panel.

Fig. 5-101 shows the configuration of the LCD controller/driver.

Fig. 5-101 Block Diagram of LCD Controller/Driver



#### 5.7.2 Function of LCD controller/driver

The LCD controller/driver of the  $\mu$ PD753036 has the following functions:

- (a) Automatically reads the display data memory by means of DMA and generates segment and common signals
- (b) Five display modes selectable
  - <1> Static
  - <2> 1/2 duty (2-time division), 1/2 bias
  - <3> 1/3 duty (3-time division), 1/2 bias
  - <4> 1/3 duty (3-time division), 1/3 bias
  - <5> 1/4 duty (4-time division), 1/3 bias
- (c) Four frame frequencies selectable in each display mode
- (d) Up to 20 segment signal outputs (S12-S31) and four command outputs (COM0-COM3)
- (e) Segment signal outputs (S24-S27, S28-S31) can be used as a bit output port in 4-bit units.
- (f) Dividing resistor for LCD drive power supply can be connected (mask option).
  - · Each bias method and LCD drive voltage supported
  - · Current flowing into dividing resistor is cut when display is off.
- (g) Display data memory which is not used for display can be used as ordinary data memory.
- (h) Can operate with subsystem clock

Table 5-13 shows the maximum number of pixels that can be displayed in each display mode.

Time Division Bias Method Common Signal Used Maximum Number of Pixels 20 (20 segments  $\times$  1 common)<sup>Note 1</sup> Static COM0 (COM1, 2, 3) 2 40 (20 segments × 2 commons)Note 2 1/2 COM0, 1 3 COM0, 1, 2 60 (20 segments × 3 commons) Note 3 1/3 3 80 (20 segments× 4 commons)Note 4 4 COM0, 1, 2, 3

Table 5-13 Maximum Number of Pixels

- Notes 1. 2 digits of LCD panels of type **B**, with 8 segment signals/digit
  - 2. 5 digits of LCD panels of type B with 4 segment signals/digit
  - 3. 6 digits of LCD panels of type **B** with 3 segment signals/digit
  - 4. 10 digits of LCD panels of type E with 2 segment signals/digit

## 5.7.3 Display mode register (LCDM)

The display mode register (LCDM) is an 8-bit register that selects a display mode, LCD clock, frame frequency or segment output/bit port output. Also, it turns on/off the display output.

LCDM is manipulated by an 8-bit memory manipulation instruction. Only bit 3 (LCDM3) can also be manipulated by a bit manipulation instruction.

All the bits of this register are cleared to "0" when the RESET signal is asserted.

Fig. 5-102 Format of Display Mode Register

Address	7	6	5	4	3	2	1	0	Symbol
F8CH	LCDM7	LCDM6	LCDM5	LCDM4	LCDM3	LCDM2	LCDM1	LCDM0	LCDM

# Segment output/bit port output selection

LCDM7	LCDM6	S24-S27	S28-S31	Number of Segment Outputs	Number of Bit Port Outputs
0	0	Segment output	Segment output	20	0
0	1	Segment output	Bit port output	16	4
1	0	Bit port output	Segment output	16	4
1	1	Bit port output	Bit port output	12	8

#### LCD clock selection

LCDM5	LCDM4	LCSCL <sup>Note</sup>
0	0	fw/2 <sup>9</sup> (64 Hz)
0	1	fw/2 <sup>8</sup> (128 Hz)
1	0	fw/2 <sup>7</sup> (256 Hz)
1	1	fw/2 <sup>6</sup> (512 Hz)

**Note** LCDL is supplied only when the watch timer operates. To use the LCD controller, set bit 2 of the watch mode register WM to "1".

# Display mode selection

LCDM3	LCDM2	LCDM1	LCDM0	Number of Time Divisions	Bias Method
0	×	×	×	Display off <sup>Note</sup>	
1	0	0	0	4	1/3
1	0	0	1	3	1/3
1	0	1	0	2	1/2
1	0	1	1	3	1/2
1	1	0	0	Static	
Other than the above				Setting prohibited	

Note All segment signals are at non-select level.

# Frame frequency (Hz)

Display duty	fw/2 <sup>9</sup> (64 Hz)	fw/2 <sup>8</sup> (128 Hz)	fw/2 <sup>7</sup> (256 Hz)	fw/2 <sup>6</sup> (512 Hz)
duty	(04 112)	(120 112)	(230 112)	(312112)
Static	64	128	256	512
1/2	32	64	128	256
1/3	21	43	85	171
1/4	16	32	64	128

fw = 32.768 kHz

fw: Input clock to watch timer (fx/128 or fxT)

## 5.7.4 Display control register (LCDC)

The display control register controls driving of the LCD as follows:

- · Enables or disables common and segment outputs
- · Cuts current flowing into dividing resistor for LCD drive power supply
- Enables or disables output of synchronization clock (LCDCL) to external segment signal expansion controller/ driver and synchronization signal (SYNC)
- · Selects LCD drive mode according to supply voltage (normal mode or low-voltage mode)

Normal mode .....Low current consumption


Low-voltage mode .... Operation at low voltage

#### Caution To drive LCD at $V_{DD} \le 2.2 \text{ V}$ , be sure to set the low-voltage mode.

LCDC is manipulated by a 4-bit memory manipulation instruction.

All the bits of the display control register are cleared to "0" when the RESET signal is asserted.

Fig. 5-103 Format of Display Control Register



# Bit enabling/disabling output of LCDCL and SYNC signals

LCDC2	0	Disables output of LCDCL and SYNC signals
	1	Enables output of LCDCL and SYNC signals

Caution The LCDCL and SYNC signals are provided for future system expansion. At present, you should disable output of these signals.

# LCD drive mode select bit

VAC0	0	Normal mode (2.2 V $\leq$ VDD $\leq$ 5.5 V)
	1	Low-voltage mode (1.8 V $\leq$ VDD $\leq$ 5.5 V)

# Display output status selected by LCDC0 and LCDM3

LCDC0	0		I
LCDM3	×	0	1
сомо-сомз	Outputs "L" (display off)	Outputs common signal corresponding to display mode	Outputs common signal corresponding to display mode
S12-S23	Outputs "L" (display off)	Outputs segment signal	Outputs segment signal
S24-S31 specified as segment pins		corresponding to display mode (non-select level out- put, display off)	corresponding to display mode (display on)
S24-S31 specified as bit port pins	Outputs content of bit 0 of corresponding display data memory (bit port function)	Outputs content of bit 0 of corresponding display data memory (bit port function)	Outputs content of bit 0 of corresponding display data memory (bit port function)
Power supply to dividing resistor (BIAS pin output)	Off (high impedance)Note	On (high level) <sup>Note</sup>	On (high level) <sup>Note</sup>

Note (): when the dividing resistor is not used

#### 5.7.5 Display data memory

The display data memory is mapped to addresses 1ECH through 1FFH.

The display data memory is read by the LCD controller/driver by means of DMA, independently of the CPU operation. The LCD controller controls segment signals according to the data of the display data memory. When S24 through S31 are used as bit ports, the content of bit 0 of the data written to address 1F8H to 1FFH of the display data memory is output from each bit port output pin.

When neither the LCD display is performed nor S24 through S31 are used as port pins, the display data memory can be used as an ordinary data memory area.

The display data memory is manipulated in 1- or 4-bit units. It cannot be manipulated in 8-bit units.

Fig. 5-105 shows the correspondence among the bits of the display data memory, segment output, and bit port output.




Fig. 5-104 Data Memory Map

Address bз  $b_2$ b<sub>1</sub>  $b_0$ 1ECH ► S12 1EDH ► S13 1EEH ► S14 1EFH ► S15 Segment output/bit port output Display data memory 1F8H ► S24/BP0 BP0 1F9H BP1 ► S25/BP1 1FAH BP2 ➤ S26/BP2 1FBH BP3 ► S27/BP3 1FCH BP4 ➤ S28/BP4 1FDH ► S29/BP5 BP5 1FEH → S30/BP6 BP6 1FFH BP7 ➤ S31/BP7 СОМЗ COM2 COM1 СОМО Common signal

Fig. 5-105 Correspondence among Display Data Memory, Command, and Segment

#### 5.7.6 Common signal and segment signal

Each pixel on the LCD panel lights when the potential difference between the common and segment signals corresponding to the pixel rises above a specific level (LCD drive voltage: VLCD). The light goes off when the potential difference is less than VLCD or when the potential difference becomes zero.

Because the LCD panel will be degraded if a DC voltage is applied as the common and segment signals, it is driven by an AC voltage.

#### (1) Common signal

The common signal is selected in the sequence shown in Table 5-14 below according to the set number of time divisions. It repeatedly executes its operation at the cycle shown in the table. In the static mode, the same signal is output as COM0 through COM3. In the case of 2-time division, open the COM2 and COM3 pins. Open the COM3 pin in the case of 3-time division.

Command Signal
COM0 COM1 COM2 COM3

Number of Time Divisions

Static

2 Open Open
3 Open
4

Table 5-14 Common Signal

# (2) Segment signal

Twenty segment signals, each corresponding to the 20 locations of the display data memory (1ECH through 1FFH) of the data memory, are provided. Bits 0, 1, 2, and 3 at each location are automatically read in synchronization with the select timing of COM0, COM1, COM2, and COM3, respectively. If the content of each bit is 1, it is converted into a select voltage and output from a segment pin (S12 to S31). If the content of the bit is 0, it is converted into a non-select voltage and output from a segment pin.

Consequently, you should confirm in what combinations the front-panel electrode (corresponding to segment signals) and rear-panel electrode (corresponding to common signals) of the LCD panel used create display patterns. Then, write bit data that corresponds to the pattern to be displayed on a one-to-one basis.

Because bits 1, 2, and 3 of the display data in the static mode, bits 2 and 3 in the 2-time division mode, and bit 3 in the 3-time division mode are not accessed, these bits can be used for any other purpose besides display.

# (3) Output waveforms of common and segment signals

As common and segment signals, voltage levels shown in Tables 5-15 through 5-17 are output. Only when both the command and segment signals are selected, the voltage reaches to the light level +VLCD/-VLCD; otherwise, the voltage remains at the dark level.

Table 5-15 LCD Drive Voltage (Static)

Segment Signal Sn	Select	Non-select
Common Signal COM0	VLC0/Vss	Vss/VLco
Vss/VLC0	+ VLCD/- VLCD	0 V/0 V

Table 5-16 LCD Drive Voltage (1/2 Bias)

	Segment Signal Sn	Select	Non-select
Common Signal COMm		VLC0/Vss	Vss/VLC0
Select	Vss/VLC0	+ VLCD/-VLCD	0 V/0 V
Non-select	VLC1=VLC2	$+\frac{1}{2}V_{LCD}/-\frac{1}{2}V_{LCD}$	$-\frac{1}{2}V_{LCD}/+\frac{1}{2}V_{LCD}$

Table 5-17 LCD Drive Voltage (1/3 Bias)

	Segment Signal Sn	Select	Non-select
Common Signal COMm		VLC0/Vss	VLC2/VLC1
Select	Vss/VLC0	+ VLCD/-VLCD	$+\frac{1}{3}$ VLCD/ $-\frac{1}{3}$ VLCD
Non-select	VLC1/VLC2	$+\frac{1}{3}V_{LCD}/-\frac{1}{3}V_{LCD}$	$+\frac{1}{3}$ VLCD/ $-\frac{1}{3}$ VLCD

Figs. 5-106 through 5-108 show the common signal waveforms, and Fig. 5-109 shows the voltages and phases of the common and segment signals.

Fig. 5-106 Common Signal Waveform (Static)



Fig. 5-107 Common Signal Waveform (1/2 bias)




Fig. 5-108 Common Signal Waveform (1/3 bias)






Fig. 5-109 Voltages and Phases of Common and Segment Signals



# (b) 1/2 bias



# (c) Static display mode



#### 5.7.7 Supplying LCD drive voltages VLC0, VLC1, and VLC2

The  $\mu$ PD753036 can internally connect dividing resistors to the VLC2 through VLC2 pins to supply power to drive the LCD. This means that an LCD drive voltage corresponding to each bias method can be supplied without an external dividing resistor. In addition, the  $\mu$ PD753036 is also provided with a BIAS pin to support each LCD drive voltage. This pin is externally connected with the VLC0 pin.

As the appropriate LCD driving voltage based on the static, 1/2, and 1/3 bias methods, the following values are supplied:

Table 5-18 Voltage Supplied as LCD Drive Voltage

Bias Method	No bias		
LCD	(static mode)	1/2	1/3
Drive Voltage			
V <sub>L</sub> C0	VLCD	VLCD	VLCD
V <sub>LC1</sub>	2/3VLCD	1/2V <sub>LCD</sub> Note	2/3VLCD
VLC2	1/3VLCD		1/3VLCD
Vss	0 V	0 V	0 V

Note The VLC1 and VLC2 pins must be externally connected for 1/2 bias.

**Remark** When the BIAS and VLco pins are open, VLCD = 3/5 VDD (a dividing resistor must be connected by mask option).

When the BIAS and  $V_{LCO}$  pins are connected,  $V_{LCD} = V_{DD}$ .


Fig. 5-110 (a), (b), and (c) show examples of supplying the LCD drive voltage according to Table 5-18.

The current flowing into the dividing resistor can be cut by clearing the bit 0 (LCDC0) of the display control register to "0".

Controlling ON/OFF of the LCD power supply is effective for preventing a DC voltage from being applied to the LCD when the watch timer operates with the main system clock and when the LCD clock is stopped by the STOP instruction (when the system clock is selected). You should clear the bit 0 (LCDC0) of the display control register to "0" immediately before the STOP instruction is executed. This will make all the LCD drive power supply the same potential, Vss, and prevent a potential difference between the electrodes of the LCD even when the LCD clock is stopped. If the watch timer operates with the subsystem clock, the LCD display can be continued.


Fig. 5-110 Example of Connection of LCD Drive Power Supply (with dividing resistor connected)

(a) 1/3 bias and static display mode (Example of V<sub>DD</sub> = 5 V, V<sub>LCD</sub> = 3 V)



 $V_{\text{LCD}} = 3/5 \ V_{\text{DD}}$ 

(b) 1/2 bias (V<sub>DD</sub> = 5 V, V<sub>LCD</sub> = 5 V)



(c) 1/3 bias and static display mode  $(V_{DD} = 5 \text{ V}, V_{LCD} = 5 \text{ V})$ 






Fig. 5-111 Example of Connection of LCD Drive Power Supply (with external dividing resistor connected)


(a) Static display mode  $^{Note}$  (Example of  $V_{DD} = 5 \text{ V}$ ,  $V_{LCD} = 5 \text{ V}$ )




(c) 1/2 bias  $\label{eq:local_problem} \mbox{(Example of VDD} = 5 \mbox{ V, VLCD} = 2.5 \mbox{ V)}$ 



(b) Static display mode (Example of V<sub>DD</sub> = 5 V, V<sub>LCD</sub> = 3 V)



(d) 1/3 bias  $(\text{Example of V}_{\text{DD}} = 5 \text{ V}, \text{ V}_{\text{LCD}} = 3 \text{ V})$ 



Note Always set LCDC0 to "1" (including in the standby mode).

#### 5.7.8 Display mode

# (1) Example of static display

Fig. 5-113 shows the connection between a 3-digit LCD panel with the display pattern shown in Fig. 5-112 and the segment (S12 through S31) and common (COM0) signals of the  $\mu$ PD753036. A display example shown in Fig. 5-113 is 123, to which the contents of the data memory (addresses 1ECH through 1FFH) correspond.

Take the first digit 3 (  $\exists$  ) for example. It is necessary to output the select and non-select voltages as shown in Table 5-19 at the timing of the common signal COM0 to the S12 through S18 pins, according to the display pattern in Fig. 5-112.

Table 5-19 Select and Non-Select Voltages of S12-S18 Pins (static display example)

Segment	S12	S13	S14	S15	S16	S17	S18
СОМО	Selected	Selected	Selected	Not selected	Selected	Not selected	Selected

Therefore, it is evident that 1110101 must be at bit 0 of the display data memory (addresses 1ECH through 1F2H).

Fig. 5-114 shows the LCD drive waveforms of S14, S15, and COM0. If the voltage on S14 reaches to the level at which S11 and COM0 are selected, an AC square wave of +VLCD/-VLCD, which is the level at which the LCD lights, is generated.

Because the same waveform as COM0 is output to COM1, 2, and 3, the driving capability can be improved by connecting COM0, 1, 2, and 3.

Fig. 5-112 Display Pattern and Electrode Connection of Static LCD






Fig. 5-113 Example of Connecting Static LCD Panel

# DATA MEMORY ADDRESS



LCD PANEL

Fig. 5-114 Example of Static LCD Drive Waveform



#### (2) Example of 2-time division display

Fig. 5-116 shows an example of connection between an 5-digit 2-time division LCD panel having the display pattern shown in Fig. 5-115 and the segment (S12 through S31) and common (COM0 and 1) signals of the  $\mu$ PD753036. In this figure, 123.45 is displayed, to which the contents of the display data memory (addresses 1ECH through 1FFH) correspond.


Take the third digit 3. ( $\exists$ .) for example. It is necessary to output the select and non-select voltages shown in Table 5-20 to the S20 through S23 at the timing of each of the common signals COM0 and 1, in accordance with the display pattern in Fig. 5-115.

Table 5-20 Select and Non-Select Voltages of S20-S23 (example of 2-time division display)

Segment Common	S20	S21	S22	S23
СОМО	Selected	Selected	Not selected	Not selected
COM1	Selected	Selected	Selected	Selected

At the data memory address corresponding to S23 (1E7H), for example, ××10 must be prepared. Fig. 5-117 shows an example of the LCD drive waveform between S23 and each common signal. When the voltage on S9 reaches the select level at the select timing of COM1, an AC square wave of +VLCD/-VLCD, which is the LCD light level, is generated.

Fig. 5-115 Display Pattern and Electrode Connection of 2-Time Division LCD








Fig. 5-116 Example of Connecting 2-Time Division LCD Panel

#### **DATA MEMORY ADDRESS**



**Remark** x: Any data can always be stored because of 2-time division.

Fig. 5-117 Example of 2-Time Division LCD Drive Waveform (1/2 bias)



#### (3) Example of 3-time division display

Fig. 5-119 shows an example of connection between an 6-digit 3-time division LCD panel having the display pattern shown in Fig. 5-118 and the segment (S12 through S29) and common (COM0 through COM2) signals of the  $\mu$ PD753036. In this figure, 12345.6 is displayed, to which the contents of the display data memory (addresses 1ECH through 1FDH) correspond.

Take the second digit 5. (5.) for example. It is necessary to output the select and non-select voltages shown in Table 5-21 to the S15 through S17 at the timing of each of the common signals COM0 through COM2, in accordance with the display pattern in Fig. 5-118.

Table 5-21 Select and Non-Select Voltages of S15-S17 (example of 3-time division display)

Segment	S15	S16	S17
СОМО	Not selected	Selected	Selected
COM1	Selected	Selected	Not selected
COM2	Selected	Selected	_

At the data memory address corresponding to S15 (1EFH), for example, ××110 must be prepared. Fig. 5-120 shows an example of the 1/2 bias method of the LCD drive waveform between S15 and each common signal, and Fig. 5-121 shows an example of the 1/3 bias method. When the voltage on S15 reaches the select level at the select timing of COM1, and when the voltage on S15 reaches the select level at the select timing of COM2, an AC square wave of +VLcD/–VLCD, which is the LCD light level, is generated.

Fig. 5-118 Display Pattern and Electrode Connection of 3-Time Division LCD




Fig. 5-119 Example of Connecting 3-Time Division LCD Panel

**CHAPTER 5 PERIPHERAL HARDWARE FUNCTION** 


#### **DATA MEMORY ADDRESS** TIMING STROBE E D D 0 Н Н 0 0 1 0 1 0 1 0 1 1 1 0 1 1 BIT0 1 1 1 0 0 1 1 0 0 1 1 0 1 1 0 1 1 1 1 1 BIT1 0 0 0 1 0 0 0 1 0 BIT2 × 1 × X × 1 1 X BIT3 × × X × × × × × × X × × × $\mu$ PD753036 S14 S13 S24 S23 S22 S21 S20 S20 S19 S27 S26 COM2 COM3 COM1

Remark x': Any data can be stored because the LCD panel has no corresponding segment.

LCD PANEL

 $\times$ : Any data can always be stored because of 3-time division.

Fig. 5-120 Example of 3-Time Division LCD Drive Waveform (1/2 bias)






Fig. 5-121 Example of 3-Time Division LCD Drive Waveform (1/3 bias)

#### (4) Example of 4-time division display

Fig. 5-123 shows an example of connection between an 10-digit 4-time division LCD panel having the display pattern shown in Fig. 5-122 and the segment (S12 through S31) and common (COM0 through COM3) signals of the  $\mu$ PD753036. In this figure, 123456.7890 is displayed, to which the contents of the display data memory (addresses 1ECH through 1FFH) correspond.

Take the 5th digit 6. (£) for example. It is necessary to output the select and non-select voltages shown in Table 5-22 to the S20 and S21 at the timing of each of the common signals COM0 through COM3, in accordance with the display pattern in Fig. 5-122.

Table 5-22 Select and Non-Select Voltages of S20 and S21 (example of 4-time division display)

Segment Common	S20	S21
COM0	Selected	Selected
COM1	Not selected	Selected
COM2	Selected	Selected
СОМЗ	Selected	Selected

At the data memory address corresponding to S20 (1F4H), for example, 1101 must be prepared.

Fig. 5-124 shows an example of the LCD drive waveform among S20, COM0, and COM1 signals (waveforms

of COM2 and COM3 are not shown because of the limited space). When the voltage on S20 reaches the select level at the select timing of COM0, an AC square wave of  $+V_{LCD}/-V_{LCD}$ , which is the LCD light level, is generated.

Fig. 5-122 Display Pattern and Electrode Connection of 4-Time Division LCD





Fig. 5-123 Example of Connecting 4-Time Division LCD Panel

## DATA MEMORY ADDRESS



LCD PANEL




Fig. 5-124 Example of 4-Time Division LCD Drive Waveform (1/3 bias)


#### 5.8 A/D Converter

The  $\mu$ PD753036 has an analog-to-digital (A/D) converter with eight analog input channels (AN0 through AN7) and 8-bit accuracy. This A/D converter is of the successive approximation type.

## 5.8.1 Configuration of the A/D converter

Fig. 5-125 shows the configuration of the A/D converter.

Fig. 5-125 Block Diagram of A/D Converter



#### (1) Pins of A/D converter

#### (a) AN0-AN7

These pins are eight channels of analog signal inputs to the A/D converter; they input analog signals to be converted into digital signals.

AN6 is multiplexed with P82, and AN7, with P83Note.

The A/D converter is provided with a sample and hold circuit. During A/D conversion, the analog input voltage is internally retained.

**Note** When using AN6 or AN7, the following setting is necessary before starting A/D conversion.

- <1> Set port 8 to input mode.
- <2> Disconnect the pull-up resistor from port 8. (For details, refer to 5.1 Digital I/O Port.)

Caution Be sure to keep the input voltages AN0 through AN7 within the rated range. If a voltage higher than V<sub>DD</sub> or lower than V<sub>SS</sub> (even within the range of the absolute maximum ratings) is input, the converted value of that channel becomes FFH, and the converted values of the other channels may be adversely affected.

## (b) AVREF

This input inputs a reference voltage of the A/D converter. The signal input to AN0 through AN7 is converted into a digital signal based on the voltage applied across AVREF and AVss.

#### (c) AVss

This is the GND pin of the A/D converter. Always keep this pin at the same potential as Vss.

## (2) A/D conversion mode register (ADM)

ADM is an 8-bit register that enables conversion, selects analog input channels, starts conversion, and detects end of conversion. This register is set by an 8-bit manipulation instruction. Bits 2 (EOC), 3 (SOC), and 7 (ADEN) can be manipulated in 1-bit units.

The contents of ADM are initialized to 04H when the RESET signal is asserted (only EOC is set to "1" and the other bits are cleared to "0".)

Fig. 5-126 Format of A/D Conversion Mode Register

Address	7	6	5	4	3	2	1	0	Symbol
FD8H	ADEN	ADM6	ADM5	ADM4	SOC	EOC	0	0	ADM

#### A/D conversion enable flag

ADEN	0	Does not use A/D converter
	1	Uses A/D converter

## Analog channel select bit

ADM6	ADM5	ADM4	Analog channel
0	0	0	AN0
0	0	1	AN1
0	1	0	AN2
0	1	1	AN3
1	0	0	AN4
1	0	1	AN5
1	1	0	AN6
1	1	1	AN7

#### Conversion start bit

soc	A/D conversion is started when this bit is set.
300	This bit is automatically cleared after conversion has ended.

## End of conversion detection flag

EOC	0	Conversion in progress
	1	End of conversion

Caution A/D conversion is started  $2^4/fx$  seconds (2.67  $\mu$ s: fx = 6.0 MHz) after SOC has been set<sup>Note</sup> (refer to 5.8.2 Operation of A/D converter).

**Note** 3.81  $\mu$ s at fx = 4.19 MHz

#### (3) SA register (SA)

The SA (Successive Approximation) register is an 8-bit register that stores the result of A/D conversion. This register can be read by an 8-bit manipulation instruction. This register is a read-only register and therefore, data cannot be written to it nor can its bits be manipulated.

The contents of this register are initialized to 7FH when the RESET signal is asserted.

- Cautions 1. When A/D conversion is started with bit 3 (SOC) of the ADM register set to "1", the results of conversion stored in SA are lost, and the contents of SA are undefined, until a new conversion result is stored to the register.
  - 2. If GND level is input to the AVREF pin or a potential higher than AVREF is input to an analog input pin, or if A/D conversion is started with ADEN cleared to 0, FFH is stored to SA.


## 5.8.2 Operation of A/D converter

The input analog signal to be converted to a digital signal is specified by the bits 6, 5, and 4 (ADM6, 5, and 4) of the A/D conversion mode register.

A/D conversion is started when bits 7 (ADEN) and 3 (SOC) of ADM are set to "1" (setting ADEN is necessary only after the RESET signal has been asserted). SOC is automatically cleared to 0 after it has been set. A/D conversion is executed by hardware by means of successive approximations, and the resulting 8-bit data is stored to the SA register. Bit 2 (EOC) of ADM is set to "1" when conversion has ended.

Fig. 5-127 shows the timing chart for A/D conversion.

Operate the A/D converter in the following procedure:



Caution After SOC has been set, up to  $2^4/fx$  (2.67  $\mu$ s when fx = 6.0 MHz)<sup>Note</sup> of delay is generated from the start of A/D conversion until EOC is cleared. Therefore, test EOC after SOC has been set and the time shown in Table 5-23 has elapsed. Table 5-23 also shows the A/D conversion time.

**Note** 3.81  $\mu$ s when fx = 4.19 MHz


Table 5-23 Setting of SCC and PCC

Se	Setting of SCC, PCC		CC	A/D Conversion Time	Wait Time Until EOC Is	Wait Time Until A/D Conversion
SCC3	SCC0	PCC1	PCC0		Tested after Setting of SOC	Ends after Setting of SOC
0	0	0	0	168/fx seconds	No wait	3 machine cycles
		0	1	(28 $\mu$ s: at fx = 6.0 MHz) <sup>Note</sup>	1 machine cycle	11 machine cycles
		1	0		2 machine cycles	21 machine cycles
		1	1		4 machine cycles	42 machine cycles
0	1	×	×		No wait	No wait
1	×	×	×	Conversion operation stops	<u> </u>	-

**Note** 40.1  $\mu$ s when fx = 4.19 MHz

Remark x: don't care


Fig. 5-127 Timing Chart of A/D Conversion



**Note** 40.1  $\mu$ s when fx = 4.19 MHz

Fig. 5-128 shows the correspondence between the analog input voltages and the converted 8-bit digital data.

Fig. 5-128 Relation between Analog Input Voltage and Result of A/D Conversion (ideal case)



## 5.8.3 Notes on standby mode

The A/D converter operates on the main system clock. Therefore, it stops in STOP mode or HALT mode, in which the device operates on the subsystem clock. At this time, however, a current flows into the AVREF pin. To reduce the overall power consumption of the system, this current must be cut off. To do so, disable A/D conversion (ADEN = 0).

#### 5.8.4 Use notes

## (1) AN0-AN7 input range

Be sure to keep the input voltages AN0 through AN7 within the rated range. If a voltage higher than VDD or lower than Vss (even within the range of the absolute maximum ratings) is input, the converted value of that channel is FFH, and the converted values of the other channels may be adversely affected.

#### (2) Measures against noise

To maintain 8-bit accuracy, care must be exercised so that noise is not superimposed on the AVREF and ANO through AN7 pins. The higher the output impedance of the analog signal input source, the heavier the influence of noise. To reduce noise, therefore, it is recommended that C be externally connected as shown in Fig. 5-129.

If there is a possibility that noise higher than  $V_{DD}$  or lower than  $V_{SS}$  might be superimposed, use a diode with a low  $V_{\rm f}$  (0.3 V max.) for clamping.

AV<sub>REF</sub>, AN0-AN7  $\mu \, \text{PD753036}$ AVss

Vss

Fig. 5-129 Handling of Analog Input Pins

#### (3) AN6/P82 and AN7/P83 pins

Analog input pins AN6 and AN7 are respectively multiplexed with input port pins P82 and P83.

When selecting AN6 or AN7 for A/D conversion, set port 8 in the input mode in advance. Do not execute an input instruction during conversion; otherwise, the conversion accuracy may drop. If a digital pulse is applied to a pin adjacent to the pin whose input signal is being converted, the expected result may not be obtained due to coupling noise. Therefore, do not apply a digital pulse to such a pin.

#### 5.9 Bit Sequential Buffer ... 16 bits

The bit sequential buffer (BSB) is a special data memory used for bit manipulation. It can manipulate bits by sequentially changing the address and bit specification. Therefore, this buffer is useful for processing data with a long bit length in bit units.

This data memory is configured of 16 bits and can be addressed by a bit manipulation instruction in the pmem.@L addressing mode. Its bits can be indirectly specified by the L register. The processing can be executed by only incrementing or decrementing the L register in a program loop and by moving the specified bit sequentially.




Fig. 5-130 Format of Bit Sequential Buffer

Remarks 1. The specified bit is moved according to the L register in the pmem.@L addressing mode.

2. BSB can be manipulated at any time in the pmem.@L addressing mode, regardless of the specification by MBE and MBS.

The data in this buffer can also be manipulated even in direct addressing mode. By using 1-, 4-, or 8-bit direct addressing mode and pmem.@L addressing mode in combination, 1-bit data can be successively input or output. To manipulate BSB in 8-bit units, the higher and lower 8 bits are manipulated by specifying BSB0 and BSB2.

Example For serial output of the 16-bit data of BUFF1, 2 from bit 0 of port 3

	CLR1	MBE	
	MOV	XA, BUFF1	
	MOV	BSB0, XA	; Sets BSB0, 1
	MOV	XA, BUFF2	
	MOV	BSB2, XA	; Sets BSB2, 3
	MOV	L, #0	
LOOP0:	SKT	BSB0, @L	; Tests specified bit of BSB
	BR	LOOP1	
	NOP		; Dummy (to adjust timing)
	SET1	PORT3.0	; Sets bit 0 of port 3
	BR	LOOP2	
LOOP1:	CLR1	PORT3.0	; Clears bit 0 of port 3
	NOP		; Dummy (to adjust timing)
	NOP		
LOOP2:	INCS	L	; L ← L + 1
	BR	LOOP0	
	RET		

#### **CHAPTER 6 INTERRUPT AND TEST FUNCTIONS**

The  $\mu$ PD753036 has eight vectored interrupt sources and two test inputs that can be used for various applications. The interrupt control circuit of the  $\mu$ PD753036 has unique features and can service interrupts at extremely high speed.

## (1) Interrupt function

- (a) Hardware-controlled vectored interrupt functions that can control acknowledgment of an interrupt by using an interrupt enable flag (IExxx) and interrupt master enable flag (IME)
- (b) Any interrupt start address can be set.
- (c) Interrupt nesting function that can specify priority by using an interrupt priority select register (IPS)
- (d) Test function of interrupt request flag (IRQ×××) (Occurrence of an interrupt can be checked by software.)
- (e) Releases standby mode (The interrupt that is used to release the standby mode can be selected by the interrupt enable flag.)


## (2) Test function

- (a) Checks setting of a test request flag (IRQ×××) via software
- (b) Releases standby mode (The test source that releases the standby mode can be selected by the test enable flag.)

#### 6.1 Configuration of Interrupt Control Circuit

The interrupt control circuit is configured as shown in Fig. 6-1, and each hardware unit is mapped to the data memory space.

Fig. 6-1 Block Diagram of Interrupt Control Circuit



Note Noise rejection circuit (The standby mode cannot be released when the noise rejection circuit is selected.)

# 6.2 Types of Interrupt Sources and Vector Table

The  $\mu$ PD753036 has the following eight interrupt sources and nesting of interrupts can be controlled by software.

Table 6-1 Types of Interrupt Sources

	Interrupt Source	Internal/External	Interrupt Priority <sup>Note</sup>	Vectored Interrupt Request Signal (vector table address)
INBT	(reference time interval signal from ba-	Internal	1	VRQ1 (0002H)
INT4	sic interval timer/watchdog timer)  (detection of both rising and falling edges is valid)	External	-	
INT0	(rising edge or falling edge is selected)	External	2	VRQ2 (0004H)
INT1		External	3	VRQ3 (0006H)
INTCSI	(serial data transfer end signal)	Internal	4	VRQ4 (0008H)
INTT0	(signal indicating coincidence between count register of timer/event counter 0 and modulo register)	Internal	5	VRQ5 (000AH)
INTT1	(signal indicating coincidence between count register of timer/event counter 1 and modulo register)	Internal	6	VRQ6 (000CH)
INTT2	(signal indicating coincidence between count register of timer/event counter 2 and modulo register)	Internal		

Note If two or more interrupts occur at the same time, the interrupts are processed according to this priority.

Fig. 6-2 Interrupt Vector Table

Address			
0002H	MBE	RBE	INTBT/INT4 start address (higher 6 bits)
			INTBT/INT4 start address (lower 8 bits)
0004H	MBE	RBE	INT0 start address (higher 6 bits)
			INT0 start address (lower 8 bits)
0006H	MBE	RBE	INT1 start address (higher 6 bits)
			INT1 start address (lower 8 bits)
H8000	MBE	RBE	INTCSI start address (higher 6 bits)
			INTCSI start address (lower 8 bits)
000AH	MBE	RBE	INTT0 start address (higher 6 bits)
			INTT0 start address (lower 8 bits)
000CH	MBE	RBE	INTT1, INTT2 start address (higher 6 bits)
			INTT1, INTT2 start address (lower 8 bits)

The priority column in Table 6-1 indicates the priority according to which interrupts are executed if two or more interrupts occur at the same time, or if two or more interrupt requests are kept pending.

Write the start address of interrupt service to the vector table, and the set values of MBE and RBE during interrupt service. The vector table is set by using an assembler directive (VENTn).

Example Setting of vector table of INTBT/INT4

VENT1	MBE=0,	RBE=0,	<u>GOTOBT</u>
$\uparrow$	$\uparrow$	$\uparrow$	$\uparrow$
<1>	<2>	<3>	<4>

- <1> Vector table of address 0002
- <2> Setting of MBE in interrupt service routine
- <3> Setting of RBE in interrupt service routine
- <4> Symbol indicating start address of interrupt service routine

Caution The vector address set by the VENTn (n = 1-6) instruction is 2n.

Example Setting of vector tables of INTBT/INT4 and INTT0

VENT1 MBE=0, RBE=0, GOTOBT VENT5 MBE=0, RBE=1, GOTOT0

#### 6.3 Hardware Controlling Interrupt Function

#### (1) Interrupt request flag and interrupt enable flag

The  $\mu$ PD753036 has the following eight interrupt request flags (IRQ $\times\times\times$ ) corresponding to the respective interrupt sources:

INT0 interrupt request flag (IRQ0)

INT1 interrupt request flag (IRQ1)

INT4 interrupt request flag (IRQ4)

BT interrupt request flag (IRQBT)

Serial interface interrupt request flag (IRQCSI)

Timer/event counter 0 interrupt request flag (IRQT0)

Timer/event counter 1 interrupt request flag (IRQT1)

Timer/event counter 2 interrupt request flag (IRQT2)

Each interrupt request flag is set to "1" when the corresponding interrupt request is generated, and is automatically cleared to "0" when the interrupt service is executed. However, because IRQBT, IRQ4 and IRQT1, IRQT2 share the vector address, these flags are cleared differently from the other flags (refer to 6.6 Service of Interrupts Sharing Vector Address).

The  $\mu$ PD753036 also has eight interrupt enable flags (IE×××) corresponding to the respective interrupt request flags.

INTO interrupt enable flag (IE0)

INT1 interrupt enable flag (IE1)

INT4 interrupt enable flag (IE4)

BT interrupt enable flag (IEBT)

Serial interface interrupt enable flag (IECSI)

Timer/event counter 0 interrupt enable flag (IET0)

Timer/event counter 1 interrupt enable flag (IET1)

Timer/event counter 2 interrupt enable flag (IET2)

The interrupt enable flag enables the corresponding interrupt when it is "1", and disables the interrupt when it is "0".

If an interrupt request flag is set and the corresponding interrupt enable flag enables the interrupt, a vectored interrupt (VRQn) occurs. This signal is also used to release the standby mode.

The interrupt request flags and interrupt enable flags are manipulated by a bit manipulation or 4-bit manipulation instruction. When a bit manipulation instruction is used, the flags can be directly manipulated, regardless of the setting of MBE. The interrupt enable flags are manipulated by the EI IExxx and DI IExxx instructions. To test an interrupt request flag, the SKTCLR instruction is usually used.

#### Example

EI IEO ; Enables INTO
DI IE1 ; Disables INT1

SKTCLR IRQCSI ; Skips and clears if IRQCSI is 1

When an interrupt request flag is set by an instruction, a vectored interrupt is executed even if an interrupt does not occur, in the same manner as when the interrupt occurs.

The interrupt request flags and interrupt enable flags are cleared to "0" when the RESET signal is asserted, disabling all the interrupts.

Table 6-2 Signals Setting Interrupt Request Flags

Interrupt Request Flag	Signal Setting Interrupt Request Flag	Interrupt Enable Flag	
IRQBT	Set by reference time interval signal from basic interval/watchdog timer	IEBT	
IRQ4	Also set by detection of both rising and falling edges of INT4/P00 pin input signal	IE4	
IRQ0	Set by detection of edge of INT0/P10 pin input signal. Edge to be detected is selected by INT0 edge detection mode register (IM0)	IE0	
IRQ1	Set by detection of edge of INT1/P11 pin input signal. Edge to be detected is selected by INT1 edge detection mode register (IM1)	IE1	
IRQCSI	Set by serial data transfer end signal from serial interface	IECSI	
IRQT0	Set by coincidence signal from timer/event counter 0	IET0	
IRQT1	Set by coincidence signal from timer/event counter 1	IET1	
IRQT2	Set by coincidence signal from timer/event counter 2	IET2	

## (2) Interrupt priority select register (IPS)

The interrupt priority select register selects an interrupt with the higher priority that can be nested. The lower 3 bits of this register are used for this purpose.

Bit 3 is an interrupt master enable flag (IME) that enables or disables all the interrupts.

IPS is set by a 4-bit memory manipulation instruction, but bit 3 is set or reset by the EI or DI instruction.

To change the contents of the lower 3 bits of IPS, the interrupt must be disabled (IME = 0).

#### Example

DI ; Disables interrupt

CLR1 MBE

MOV A, #1011B

MOV IPS, A ; Gives higher priority to INT1 and enables interrupt

When the RESET signal is asserted, all the bits of this register are cleared to "0".

Address 3 2 1 0 Symbol FB2H IPS3 IPS2 IPS1 IPS0 IPS Selects interrupt with higher priority Does not give high priority to any interrupt 0 0 VRQ1 Gives high priority 1 (INTBT/INT4) to interrupts shown on left VRQ2 0 0 1 (INTO) VRQ3 0 1 1 (INT1) VRQ4 1 0 0 (INTCSI) VRQ5 1 0 1 (INTTO) 1 1 0 VRQ6 (INTT1, INTT2) 1 Setting prohibited

Interrupt master enable flag (IME)

enable flag

1

Disables all interrupts and vectored interrupt is not started

Interrupt is enabled or disabled by corresponding interrupt

Fig. 6-3 Interrupt Priority Select Register

## 289

#### (3) Hardware of INT0, INT1, and INT4

(a) Fig. 6-4 (a) shows the configuration of INT0, which is an external interrupt input that can be detected at the rising or falling edge depending on specification.

INTO also has a noise rejection function which uses a sampling clock (refer to **Fig. 6-5 I/O Timing of Noise Rejection Circuit**). The noise rejection circuit rejects a pulse having a width narrower than 2 cyclesNote of the sampling clock as a noise. However, a pulse having a width wider than one cycle of the sampling clock may be accepted as the interrupt signal depending on the timing of sampling (refer to **Fig. 6-5 <2>(a)**). A pulse having a width wider than two cycles of the sampling clock is always accepted as the interrupt without fail.

INT0 has two sampling clocks for selection: F and fx/64. These sampling clocks are selected by using bit 3 (IM03) of the INT0 edge detection mode register (IM0) (refer to **Fig. 6-6 (a)**).

The edge of INT0 to be detected is selected by using bits 0 and 1 of IM0.


Fig. 6-6 (a) shows the format of IM0. This register is manipulated by a 4-bit manipulation instruction. All the bits of this register are cleared to "0" when the RESET signal is asserted, and the rising edge of INT0 is specified to be detected.

Note When sampling clock is  $\Phi$  : 2tcv When sampling clock is fx/64 : 128/fx


- Cautions 1. Even when a signal is input to the INTO/P10 pin in the port mode, it is input through the noise rejection circuit. Therefore, input a signal having a width wider than two cycles of the sampling clock.
  - 2. When the noise rejection circuit is selected (by clearing IM02 to 0), INTO does not operate in the standby mode because it performs sampling by using the clock. Therefore, do not select the noise rejection circuit if it is necessary to release the standby mode by INTO (set IM02 to 1).
- (b) Fig. 6-4 (b) shows the configuration of INT1, which is an external interrupt input that can be specified for detection at the rising or falling edge.
  - The edge to be detected is selected by using the INT1 edge detection mode register (IM1).
  - Fig. 6-6 (b) shows the format of IM1. This register is manipulated by a 4-bit manipulation instruction. All the bits of this register are cleared to 0 when the RESET signal is asserted, and the rising edge is specified for detection.
- (c) Fig. 6-4 (c) shows the configuration of INT4, which is an external interrupt input that can be specified for detection at both the rising and falling edges.

Fig. 6-4 Configuration of INT0, INT1, and INT4


## (a) Hardware of INT0



# (b) Hardware of INT1



## (c) Hardware of INT4




tsmp tsmp tsmp **t**smp tsmp <1> Narrow than sampling cycle (L) (L) (tsmp) INT0 "L" Rejected as noise Shaped output (H)(H)<2> 1 to 2 times wider than sampling cycle (L) INT0 (a) Shaped output (H)INT0 (b) Rejected as noise Shaped output "L" <3> More than two times wider (H)(H)than sampling clock INT0 Shaped output

Fig. 6-5 I/O Timing of Noise Rejection Circuit


**Remark** tsmp = tcy or 64/fx

Fig. 6-6 Format of Edge Detection Mode Register

#### (a) INTO edge detection mode register (IMO)



## (b) INT1 edge detection mode register (IM1)



Caution When the contents of the edge detection mode register are changed, the interrupt request flag may be set. Therefore, you should disable interrupts before changing the contents of the mode register. Then, clear the interrupt request flag by using the CLR1 instruction to enable the interrupts. If the contents of IMO are changed and the sampling clock of fx/64 is selected, clear the interrupt request flag after 16 machine cycles after the contents of the mode register have been changed.

#### (4) Interrupt status flag

The interrupt status flags (IST0 and IST1) indicate the status of the processing currently executed by the CPU and are included in PSW.

The interrupt priority control circuit controls nesting of interrupts according to the contents of these flags as shown in Table 6-3.

Because IST0 and IST1 can be changed by using a 4-bit or bit manipulation instruction, interrupts can be nested with the status under execution changed. IST0 and IST1 can be manipulated in 1-bit units regardless of the setting of MBE.

Before manipulating IST0 and IST1, be sure to execute the DI instruction to disable the interrupt. Execute the EI instruction after manipulating the flags to enable the interrupt.

IST1 and IST0 are saved to the stack memory along with the other flags of PSW when an interrupt is acknowledged, and their statuses are automatically changed one higher. When the RETI instruction is executed, the original values of IST1 and IST0 are restored.

The contents of these flags are cleared to "0" when the RESET signal is asserted.

Table 6-3 IST1 and IST0 and Interrupt Service Status

IST1 IST0	IST0	Status of Processing	Processing by CPU	Interrupt Request That	After Interrupt Acknowledged	
	under Execution		Can Be Acknowledged	IST1	IST0	
0	0	Status 0	Executes normal program	All interrupts can be acknowledged	0	1
0	1	Status 1	Services interrupt with low or high priority	Interrupt with high priority can be ac-knowledged	1	0
1	0	Status 2	Services interrupt with high priority	Acknowledging all interrupts is disabled	-	-
1	1	Setting prohibited				

#### 6.4 Interrupt Sequence

When an interrupt occurs, it is processed in the procedure illustrated below.

Interrupt (INT×××) occurs Sets IRQxxx NO Pending until IExxx set? IExxx is set YES Corresponding VRQn occurs NO Pending until IME=1 IME is set YES Pending until NO VRQn interrupt with service under execution is high priority? completed YES NO Note 1 Note 1 NO IST1, 0 = 00 or IST1, 0 = 00YES YES If two or more VRQn occur simultaneously, one is selected according to the priority in Table 6-1. Selected Rest of VRQn VRQn Saves contents of PC and PSW to stack memory and sets data  $^{
m Note~2}$  to PC, RBE, and MBE in vector table corresponding to started VRQn Updates contents of IST0 and 1 to 01 if they are 00, or to 10 if they are 01 Resets acknowledged IRQxxx (however, if interrupt source shares vector address with other interrupt, refer to 6.6) Jumps to interrupt service program start address

Fig. 6-7 Interrupt Service Sequence

Notes 1. IST1 and 0: interrupt status flags (bits 3 and 2 of PSW; Refer to Table 6-3.)

2. Each vector table stores the start address of an interrupt service program and the preset values of MBE and RBE when the interrupt is started.

#### 6.5 Nesting Control of Interrupts

The  $\mu$ PD753036 can nest interrupts by the following two methods:

#### (1) Nesting with interrupt having high priority specified

This method is the standard nesting method of the  $\mu$ PD753036. One interrupt source is selected and nested. An interrupt with the higher priority specified by the interrupt priority select register (IPS) can occur when the status of the service under execution is 0 or 1, and the other interrupts (interrupts with the lower priority) can occur when the status is 0 (refer to **Fig. 6-8** and **Table 6-3**).

Therefore, if you use this method when you wish to nest only one interrupt, operations such as enabling and disabling interrupts while the interrupt is serviced need not to be performed, and the nesting level can be kept to 2.




Fig. 6-8 Nesting of Interrupt with High Priority

#### (2) Nesting by changing interrupt status flags

Nesting can be implemented if the interrupt status flags are changed by program. In other words, nesting is enabled when IST1 and IST0 are cleared to "0, 0" by an interrupt service program, and status 0 is set. This method is used to nest two or more interrupts, or to implement nesting level 3 or higher. Before changing IST1 and IST0, disable interrupts by using the DI instruction.




Fig. 6-9 Interrupt Nesting by Changing Interrupt Status Flag

#### 6.6 Service of Interrupts Sharing Vector Address

Because interrupt sources INTBT and INT4 share vector tables, and INTT1 and INTT2 do also, you should select one or both of the interrupt sources in the following way:

#### (1) To use one interrupt

Of the two interrupt sources sharing a vector table, set the interrupt enable flag of the necessary interrupt source to "1", and clear the interrupt enable flag of the other interrupt source to "0". In this case, an interrupt request is generated by the interrupt source that is enabled ( $IE\times\times\times=1$ ). When the interrupt is acknowledged, the interrupt request flag is reset.

## (2) To use both interrupts

Set the interrupt enable flags of both the interrupt sources to "1". In this case, the interrupt request flags of the two interrupt sources are ORed.

In this case, if an interrupt request is acknowledged when one or both the interrupt flags are set, the interrupt request flags of both the interrupt sources are not reset.

Therefore, it is necessary to identify which interrupt source has generated the interrupt by using an interrupt service routine. This can be done by checking the interrupt request flags by executing the SKTCLR instruction at the beginning of the interrupt service routine.


If both the request flags are set when this request flag is tested or cleared, the interrupt request remains even if one of the request flags is cleared. If this interrupt is selected as having the higher priority, nesting service is started by the remaining interrupt request.

Consequently, the interrupt request not tested is serviced first. If the selected interrupt has the lower priority, the remaining interrupt is kept pending and therefore, the interrupt request tested is serviced first. Therefore, an interrupt sharing a vector address with the other interrupt is identified differently, depending whether it has the higher priority, as shown in Table 6-4.


Table 6-4 Identifying Interrupt Sharing Vector Address

With higher priority	Interrupt is disabled and interrupt request flag of interrupt that takes precedence is tested
With lower priority	Interrupt request flag of interrupt that takes precedence is tested

**Examples** 1. To use both INTBT and INT4 as having the higher priority, and give priority to INT4



2. To use both INTBT and INT4 as having the lower priority, and give priority to INT4




## 6.7 Machine Cycles until Interrupt Service

The number of machine cycles required from when an interrupt request flag (IRQn) has been set until the interrupt routine is executed is as follows:

#### (1) If IRQn is set while interrupt control instruction is executed

If IRQn is set while an interrupt control instruction is executed, the next one instruction is executed. Then three machine cycles of interrupt processing is performed and the interrupt routine is executed.



- A: Sets IRQn
- B: Executes next one instruction (1 to 3 machine cycles; differs depending on instruction)
- C: Interrupt service (3 machine cycles)
- D: Executes interrupt routine


- Remarks 1. An interrupt control instruction manipulates the hardware units related to interrupt (address FB×H of the data memory). The EI and DI instructions are interrupt control instructions.
  - 2. The three machine cycles of interrupt service is the time required to manipulate the stack which will be manipulated when an interrupt is acknowledged.

- Cautions 1. If two or more interrupt control instructions are successively executed, the one instruction following the interrupt control instruction executed last is executed, three machine cycles of interrupt service is performed, and then the interrupt routine is executed.
  - 2. If the DI instruction is executed when or after IRQn is set (A in the above figure), the interrupt request corresponding to IRQn that has been set is kept pending until the El instruction is executed next time.

#### (2) If IRQn is set while instruction other than (1) is executed

## (a) If IRQn is set at the last machine cycle of the instruction under execution

In this case, the one instruction following the instruction under execution is executed, three machine cycles of interrupt service is performed, and then the interrupt routine is executed.




- A: Sets IRQn
- B: Executes next one instruction (1 to 3 machine cycles; differs depending on instruction)
- C: Interrupt service (3 machine cycles)
- D: Executes interrupt routine

Caution If the next instruction is an interrupt control instruction, the one instruction following the interrupt control instruction executed last is executed, three machine cycles of interrupt service is performed, and then the interrupt routine is executed. If the DI instruction is executed after IRQn has been set, the interrupt request corresponding to the set IRQn is kept pending.

## (b) If IRQn is set before the last machine cycle of the instruction under execution

In this case, three machine cycles of service is performed after execution of the current instruction, and then the interrupt routine is executed.



- A: Sets IRQn
- B: Interrupt service (3 machine cycles)
- C: Executes interrupt routine

## 6.8 Effective Usage of Interrupts

Use the interrupt function effectively as follows:

#### (1) Clear MBE to 0 in interrupt service routine.

If the memory used in the interrupt routine is allocated to addresses 00H through 7FH, and MBE is cleared to 0 by the interrupt vector table, you can program without having to be aware of the memory bank. If it is necessary to use memory bank 1, save the memory bank select register by using the PUSH BS instruction, and then select memory bank 1.

#### (2) Use different register banks for the normal routine and interrupt routine.

The normal routine uses register banks 2 and 3 with RBE = 1 and RBS = 2. If the interrupt routine for one nested interrupt, use register bank 0 with RBE = 0, so that you do not have to save or restore the registers. When two or more interrupts are nested, set RBE to 1, save the register bank by using the PUSH BR instruction, and set RBS to 1 to select register bank 1.

#### (3) Use the software interrupt for debugging.

Even if an interrupt request flag is set by an instruction, the same operation as when an interrupt occurs is performed. For debugging of an irregular interrupt or debugging when two or more interrupts occur at the same time, the efficiency can be increased by using an instruction to set the interrupt flag.

## 6.9 Application of Interrupt


To use the interrupt function, first set as follows by the main program:

- (a) Set the interrupt enable flag of the interrupt used (by using the EI IExxx instruction).
- (b) To use INT0 or INT1, select the active edge (set IM0 or IM1).
- (c) To use nesting (of an interrupt with the higher priority), set IPS (IME can be set at the same time).
- (d) Set the interrupt master enable flag (by using the EI instruction).

In the interrupt service program, MBE and RBE are set by the vector table. However, when the interrupt specified as having the higher priority is processed, the register bank must be saved and set.


To return from the interrupt service program, use the RETI instruction.

### (1) Enabling or disabling interrupt



- <1> All the interrupts are disabled by the RESET signal.
- <2> An interrupt enable flag is set by the EI IExxx instruction. At this stage, the interrupts are still disabled.
- <3> The interrupt master enable flag is set by the EI instruction. INTO and INTT1 are enabled at this time.
- <4> The interrupt enable flag is cleared by the DI IExxx instruction, and INT0 is disabled.
- <5> All the interrupts are disabled by the DI instruction.


#### (2) Example of using INTBT and INT0 (falling edge active). Not nested (all interrupts have higher priority)



- <1> All the interrupts are disabled by the RESET signal and status 0 is set.
  - RBE = 1 is specified by the reset vector table. The SEL SB2 instruction uses register banks 2 and 3.
- <2> INT0 is specified to be active at the falling edge.
- <3> The interrupt is enabled by the EI, EI IExxx instruction.
- <4> The INT0 interrupt service program is started at the falling edge of INT0. The status is changed to 1, and all the interrupts are disabled.
  - RBE = 0, and register banks 0 and 1 are used.
- <5> Execution returns from the interrupt routine when the RETI instruction is executed. The status is returned to 0 and the interrupt is enabled.

**Remark** If all the interrupts are used with lower priority as shown in this example, saving or restoring the register bank is not necessary if RBE = 1 and RBS = 2 for the main program and register banks 2 and 3 are used, and RBE = 0 for the interrupt service program and register banks 0 and 1 are used.


# (3) Nesting of interrupts with higher priority (INTBT has higher priority and INTCSI have lower priority)



- <1> INTBT is specified as having the higher priority by setting of IPS, and the interrupt is enabled at the same time.
- <2> INTTO service program is started when INTTO with the lower priority occurs. Status 1 is set and the other interrupts with the lower priority are disabled. RBE = 0 to select register bank 0.
- <3> INTBT with the higher priority occurs. The interrupts are nested. The status is changed to 0 and all the interrupts are disabled.
- <4> RBE = 1 and RBS = 1 to select register bank 1 (only the registers used may be saved by the PUSH instruction).
- <5> RBS is returned to 2, and execution returns to the main routine. The status is returned to 1.


# (4) Executing pending interrupt - interrupt input while interrupts are disabled -

# <Main program>




- <1> The request flag is kept pending even if INT0 is set while the interrupts are disabled.
- <2> INTO service program is started when the interrupts are enabled by the EI instruction.
- <3> Same as <1>.
- <4> INTCSI service program is started when the pending INTCSI service program is enabled.

# (5) Executing pending interrupt - two interrupts with lower priority occur simultaneously -




- <1> If INT0 and INTT0 with the lower priority occur at the same time (while the same instruction is executed), INT0 with the higher priority is executed first (INTT0 is kept pending).
- <2> When the INTO service routine is terminated by the RETI instruction, the pending INTTO service program is started.

# (6) Executing pending interrupt - interrupt occurs during interrupt service (INTBT has higher priority and INTT0 and INTCSI have lower priority) -



- <1> If INTBT with the higher priority and INTTO with the lower priority occur at the same time, the service of the interrupt with the higher priority is started. (If there is no possibility that an interrupt with the higher priority will occur while another interrupt with the higher priority is being serviced, DI IExx is not necessary.)
- <2> If an interrupt with the lower priority occurs while the interrupt with the higher priority is executed, the interrupt with the lower priority is kept pending.
- <3> When the interrupt with the higher priority has been serviced, INTCSI with the higher priority of the pending interrupts is executed.
- <4> When the service of INTCSI has been completed, the pending INTT0 is serviced.

# (7) Enabling two nesting of interrupts - INTT0 and INT0 are nested doubly and INTCSI and INT4 are nested singly -



- <1> When an INTCSI that does not enable nesting occurs, the INTCSI service routine is started. The status is 1.
- <2> The status is changed to 0 by clearing IST0. INTCSI and INT4 that do not enable nesting are disabled.
- <3> When an INTT0 that enables nesting occurs, nesting is executed. The status is changed to 1, and all the interrupts are disabled.
- <4> The status is returned to 1 when INTT0 service is completed.
- <5> The disabled INTCSI and INT4 are enabled, and execution returns to the main routine.

#### 6.10 Test Function

#### 6.10.1 Types of test sources

The  $\mu$ PD753036 has two types of test sources. Of these, INT2 is provided with two types of edge-detection testable inputs.

Table 6-5 Types of Test Sources

	Test Source	Internal/External
INT2	(detects rising edge input to INT2 or falling	External
	edge of input to KR0-KR7)	
INTW	(signal from watch timer)	Internal

# 6.10.2 Hardware controlling test function

# (1) Test request and test enable flags

A test request flag (IRQ×x×) is set to "1" when a test request is generated. Clear this flat to "0" by software after the test processing has been executed.

A test enable flag (IExxx) is provided to each test enable flag. When this flag is "1", the standby release signal is enabled; when it is "0", the signal is disabled.

If both the test request flag and test enable flag are set to "1", the standby release signal is generated. Table 6-6 shows the signals that set the test request flags.

Table 6-6 Test Request Flag Setting Signals

Test Request Flag	Test Request Flag Setting Signal	Test Enable Flag
IRQW	Signal from watch timer	IEW
IRQ2	Detection of rising edge of INT2/P12 pin input signal or detection	IE2
	of falling edge of any input to KR0/P60-KR7/P73 pins. Edge to be	
	detected is selected by INT2 edge detection mode register (IM2)	

### (2) Hardware of INT2 and key interrupts (KR0-KR7)

Fig. 6-10 shows the configuration of INT2 and KR0 through KR7.

The IRQ2 setting signal is output when a specified edge is detected on either of the following two types of pins. Which pin is selected is specified by using the INT2 edge detection mode register (IM2).

# (a) Detection of rising edge of INT2 pin input

When the rising edge of INT2 pin input is detected, IRQ2 is set.

### (b) Detection of rising edge of any of KR0 through KR7 pin inputs (key interrupt)

Of KR0 through KR7, select the pin used for interrupt input by using the INT2 edge detection mode register (IM2). When the rising edge of input to the selected pin is detected, IRQ2 is set.

Fig. 6-11 shows the format of IM2. IM2 is set by a 4-bit manipulation instruction. When the reset signal is asserted, all the bits of this register are cleared to "0" and the rising edge of INT2 is specified.

User's Manual U10201EJ2V4UM00

Fig. 6-10 Block Diagram of INT2 and KR0-KR7





Fig. 6-11 Format of INT2 Edge Detection Mode Register (IM2)



- Cautions 1. If the contents of the edge detection mode register are changed, the test request flag may be set. Disable the test input before changing the contents of the mode register. Then, clear the test request flag by the CLR1 instruction and enable the test input.
  - 2. If a low level is input to even one of the pins selected for falling edge detection, IRQ2 is not set even if the falling edge is input to the other pins.

# [MEMO]

#### **CHAPTER 7 STANDBY FUNCTION**

The  $\mu$ PD753036 possesses a standby function that reduces the power consumption of the system. This standby function can be implemented in the following two modes:

- STOP mode
- HALT mode

The functions of the STOP and HALT modes are as follows:

# (1) STOP mode

In this mode, the main system clock oscillation circuit is stopped and therefore, the entire system is stopped. The power consumption of the CPU is substantially reduced.

Moreover, the contents of the data memory can be retained at a low voltage ( $V_{DD} = 1.8 \text{ V MIN.}$ ). This mode is therefore useful for retaining the data memory contents with an extremely low current consumption.

The STOP mode of the  $\mu$ PD753036 can be released by an interrupt request; therefore, the microcontroller can operate intermittently. However, because a certain wait time is required for stabilizing the oscillation of the clock oscillation circuit when the STOP mode has been released, use the HALT mode if processing must be started immediately after the standby mode has been released by an interrupt request.

# (2) HALT mode

In this mode, the operating clock of the CPU is stopped. Oscillation of the system clock oscillation circuit continues. This mode does not reduce the power consumption as much as the STOP mode, but it is useful when processing must be resumed immediately when an interrupt request is issued, or for an intermittent operation such as a watch operation.

In either mode, all the contents of the registers, flags, and data memory immediately before the standby mode is set are retained. Moreover, the contents of the output latches and output buffers of the I/O ports are also retained; therefore, the statuses of the I/O ports are processed in advance so that the current consumption of the overall system can be minimized.

The following page describes the points to be noted in using the standby mode.

- Cautions 1. The STOP mode can be used only when the system operates with the main system clock (oscillation of the subsystem clock cannot be stopped). The HALT mode can be used regardless of whether the system operates with the main system clock or subsystem clock.
  - 2. If the STOP mode is set when the LCD controller/driver and watch timer operate with main system clock fx, the operations of the LCD controller/driver and watch timer are stopped. To continue the operations of these, therefore, you should change the operating clock to subsystem clock fxT before setting the STOP mode.
  - 3. You can operate the  $\mu$ PD753036 efficiently with a low current consumption at a low voltage by selecting the standby mode, CPU clock, and system clock. In any case, however, the time described in 5.2.3 Setting of System Clock and CPU Clock is required until the operation is started with the new clock when the clock has been changed by manipulating the control register. To use the clock selecting function and standby mode in combination, therefore, set the standby mode after the time required for selection has elapsed.
  - 4. To use the standby mode, process so that the current consumption of the I/O ports is minimized.

Especially, do not open the input port, and be sure to input either low or high level to it.

# 7.1 Setting of and Operating Status in Standby Mode

Table 7-1 Operating Status in Standby Mode

		STOP Mode	HALT Mode		
Setting instruction		STOP instruction	HALT instruction		
Syst	em clock on setting	Can be set only when processor operates with main system clock	Can be set regardless of whether proc- essor operates with main system clock or subsystem clock		
	Clock generation circuit	Oscillation of only main system clock is stopped	Only CPU clock $\boldsymbol{\Phi}$ is stopped (oscillation continues)		
	Basic interval timer	Stops	Operates (sets IRQBT at reference time intervals) <sup>Note 1</sup>		
ns	Serial interface	Can operate only when external $\overline{\text{SCK}}$ input is selected as serial clock	Can operate <sup>Note 1</sup>		
ting status	Timer/event counter	Can operate only when TI0-TI2 input is selected as count clock	Can operate <sup>Note 1</sup>		
Operating	Watch timer	Can operate when fxT is selected as count clock	Can operate		
	LCD controller	Can operate only when $f_{XT}$ is selected as LCDCL	Can operate		
	External interrupt	INT1, 2, and 4 can operate.  Only INT0 cannot operate Note 2			
	CPU	Stops			
Releasing signal		Interrupt request signal enabled by interrupt enable flag from hardware units that can operate, or RESET signal generation			

- Notes 1. Cannot operate when the main system clock is stopped.
  - 2. Can operate only when the noise rejection circuits not selected by bit 2 of the edge detection mode register (IM02 = 1).

The STOP mode is set by the STOP instruction, and the HALT mode is set by the HALT instruction (the STOP and HALT instructions respectively set bits 3 and 2 of PCC).

Be sure to write the NOP instruction after the STOP and HALT instructions.

When changing the CPU operating clock by using the lower 2 bits of PCC, a certain time elapses after the bits of PCC have been rewritten until the CPU clock is actually changed, as indicated in **Table 5-5 Maximum Time Required for Changing System Clock and CPU Clock**. To change the operating clock before the standby mode is set and the CPU clock after the standby mode has been released, set the standby mode after the lapse of the machine cycles necessary for changing the CPU clock, after rewriting the contents of PCC.

In the standby mode, the data is retained for all the registers and data memory that stop in the standby mode, such as general-purpose registers, flags, mode registers, and output latches.


- Cautions 1. When the STOP mode is set, X1 input is internally short-circuited to Vss (GND potential) to suppress leakage of the crystal oscillation circuit. In a system using an external clock, therefore, do not use the STOP mode.
  - 2. Reset all the interrupt request flags before setting the standby mode. If there is an interrupt source whose interrupt request flag and interrupt enable flag are both set, the standby mode is released immediately after it has been set (refer to Fig. 6-1 Block Diagram of Interrupt Control Circuit). If the STOP mode is set, however, the HALT mode is set immediately after the STOP instruction has been executed, and the time set by the BTM register elapses. Then, the normal operation mode is restored.

### 7.2 Releasing Standby Mode


Both the STOP and HALT modes can be released when an interrupt request signal occurs that is enabled by the corresponding interrupt enable flag, or when the RESET signal is asserted. Fig. 7-1 illustrates how each mode is released.

Fig. 7-1 Releasing Standby Mode (1/2)

# (a) Releasing STOP mode by RESET signal



# (b) Releasing STOP mode by interrupt



Note The following two times can be selected by mask option:

 $2^{17}$ /fx (21.8 ms at 6.0 MHz, 31.3 ms at 4.19 MHz)

2<sup>15</sup>/fx (5.46 ms at 6.0 MHz, 7.81 ms at 4.19 MHz)


However, the wait time is fixed to  $2^{15} / fx$  because the  $\mu PD75P3036$  has no mask option.

**Remark** The broken line indicates acknowledgment of the interrupt request that releases the standby mode.


 $\star$ 

Fig. 7-1 Releasing Standby Mode (2/2)

# (c) Releasing HALT mode by RESET signal



# (d) Releasing HALT mode by interrupt



Note The following two times can be selected by mask option:

2<sup>17</sup>/fx (21.8 ms at 6.0 MHz, 31.3 ms at 4.19 MHz)

2<sup>15</sup>/fx (5.46 ms at 6.0 MHz, 7.81 ms at 4.19 MHz)

However, the wait time is fixed to  $2^{15}$ /fx because the  $\mu$ PD75P3036 has no mask option.

Remark The broken line indicates acknowledgment of the interrupt request that releases the standby mode.

When the STOP mode has been released by an interrupt, the wait time is determined by the setting of BTM (refer to **Table 7-2**).

The time required for the oscillation to stabilize varies depending on the type of the resonator used and the supply voltage when the STOP mode has been released. Therefore, you should select the appropriate wait time depending on the given conditions, and set BTM before setting the STOP mode.


Table 7-2 Selecting Wait Time by BTM

DTM2 DTM		TMO DTM4	DTMO	Wait Time <sup>Note</sup>		
ВТМ3	BTM2	BTM1	BTM0	fx = 6.0 MHz	fx = 4.19 MHz	
_	0	0	0	About 2 <sup>20</sup> /fx (about 175 ms)	About 2 <sup>20</sup> /fx (about 250 ms)	
_	0	1	1	About 2 <sup>17</sup> /fx (about 21.8 ms)	About 2 <sup>17</sup> /fx (about 31.3 ms)	
-	1	0	1	About 2 <sup>15</sup> /fx (about 5.46 ms)	About 2 <sup>15</sup> /fx (about 7.81 ms)	
_	1	1	1	About 2 <sup>13</sup> /fx (about 1.37 ms)	About 2 <sup>13</sup> /fx (about 1.95 ms)	
Other than the above				Setting prohibited		

Note This time does not include the time required to start oscillation after the STOP mode has been released.

Caution The wait time that elapses when the STOP mode has been released does not include the time that elapses until the clock oscillation is started after the STOP mode has been released (a in Fig. 7-2), regardless of whether the STOP mode has been released by the RESET signal or occurrence of an interrupt.

Fig. 7-2 Wait Time after Releasing STOP Mode



# 7.3 Operation After Release of Standby Mode

- (1) When the standby mode has been released by the RESET signal, the normal reset operation is performed.
- (2) When the standby mode has been released by an interrupt, whether or not a vector interrupt is executed when the CPU has resumed instruction execution is determined by the content of the interrupt master enable flag (IME).

#### (a) When IME = 0

Execution is started from the instruction next to the one that set the standby mode after the standby mode has been released. The interrupt request flag is retained.

### (b) When IME = 1

A vectored interrupt is executed after the standby mode has been released and then two instructions have been executed. However, if the standby mode has been released by INTW or INT2 (testable input), the processing same as (a) is performed because no vectored interrupt is generated in this case.

# 7.4 Application of Standby Mode

Use the standby mode in the following procedure:

- <1> Detect the cause that sets the standby mode such as an interrupt input or power failure by port input (use of INT4 to detect a power failure is recommended).
- <2> Process the I/O ports (process so that the current consumption is minimized).
  Especially, do not open the input port. Be sure to input a low or high level to it.
- <3> Specify an interrupt that releases the standby mode. (Note that use of INT4 is effective. Clear the interrupt enable flags of the interrupts that do not release the standby mode.)
- <4> Specify the operation to be performed after the standby mode has been released (manipulate IME depending on whether interrupt service is performed or not).
- <5> Specify the CPU clock to be used after the standby mode has been released. (To change the clock, make sure that the necessary machine cycles elapse before the standby mode is set.)
- <6> Select the wait time to elapse after the standby mode has been released.
- <7> Set the standby mode (by using the STOP or HALT instruction).


By using the standby mode in combination with the system clock selecting function, low current consumption and low-voltage operation can be realized.

#### (1) Application example of STOP mode (fx = 6.0 MHz)

#### <When using the STOP mode under the following conditions>

- The STOP mode is set at the falling edge of INT4 and released at the rising edge (INTBT is not used).
- All the I/O ports go into a high-impedance state (if the pins are externally processed so that the current consumption is reduced in a high-impedance state).
- Interrupts INT0 and INTT0 are used in the program. However, these interrupts are not used to release the STOP mode.
- The interrupts are enabled even after the STOP mode has been released.
- After the STOP mode has been released, operation is started with the slowest CPU clock.
- The wait time that elapses after the mode has been released is about 21.8 ms.
- A wait time of 21.8 ms elapses until the power supply stabilizes after the mode has been released. The P00/ INT4 pin is checked two times to prevent chattering.

# <Timing chart>



#### <Program example>

(INT4 processing program, MBE = 0)

VSUB4: SKT PORT0.0 ; P00 = 1? BR PDOWN ; Power down SET1 BTM.3 ; Power on

WAIT: SKT IRQBT ; Waits for 21.8 ms

BR WAIT

SKT PORT0.0 ; Checks chattering

BR PDOWN MOV A, #0011B

MOV PCC, A ; Sets high-speed mode MOV XA.#xxH ; Sets port mode register

MOV PMGm, XA

EI IE0 EI IET0 RETI

PDOWN: MOV A, #0 ; Lowest-speed mode

MOV PCC, A MOV XA, #00H

MOV LCDM, XA ; LCD display off

MOV LCDC, A

MOV PMGA, XA ; I/O port in high-impedance state

MOV PMGB, XA

DI IEO ; Disables INTO and INTTO

DI IETO

MOV A, #1011B

MOV BTM, A ; Wait time = 21.8 ms

NOP

STOP ; Sets STOP mode


NOP RETI

# (2) Application of HALT mode (fx = 6.0 MHz)

# <To perform intermittent operation under the following conditions>

- The standby mode is set at the falling edge of INT4 and released at the rising edge.
- In the standby mode, an intermittent operation is performed at intervals of 175 ms (INTBT).
- INT4 and INTBT are assigned with the lower priority.
- The slowest CPU clock is selected in the standby mode.

# <Timing chart>



<pre><program (initial="" example="" pre="" setting)<=""></program></pre>	<del>?</del> >		
	MOV	A, #0011B	
	MOV	PCC, A	; High-speed mode
	MOV	XA, #05	
	MOV	WM, XA	; Subsystem clock
	EI	IE4	•
	El	IEW	
	EI		; Enables interrupt
(Main routine)			,
()	SKT	PORT0.0	; Power supply OK?
	HALT		; Power down mode
	NOP		; Power supply OK?
	SKTCLR	IBOW	; 0.5-sec flag?
	BR	MAIN	; NO
	CALL	WATCH	; Watch subroutine
MAIN:		Without	, water subroutine
W tite.			
(INT4 service routin	0)		
VINT4:	SKT	PORT0.0	; Power supply OK?, MBE = 0
VIIVI 4.	BR3	PDOWN	, Fower supply OK!, MBE = 0
	CLR1	SCC.3	· Main avatam alaak atarta agaillating
	_		; Main system clock starts oscillating
	MOV	A, #1000B	
14/4 LT-4 -	MOV	BTM,A	Maile for 475 and
WAIT1:	SKT	IRQBT	; Waits for 175 ms
	BR	WAIT1	
	SKT	PORTO.0	; Checks chattering
	BR	PDOWN	
	CLR1	SCC.0	; Selects main system clock
	RETI		
PDOWN:	MOV	XA, #00H	
	MOV	LCDM, XA	; LCD display off
	MOV	LCDC, A	
	SET1	SCC.0	; Selects subsystem clock
	MOV	A,#5	
WAIT2:	INCS	Α	; Waits for 46 machine cycles or more Note

Note For how to select the system clock and CPU clock, refer to 5.2.3 Setting system clock and CPU clock.

; Main system clock oscillation stop

Caution To change the system clock from the main system clock to the subsystem clock, wait until the oscillation of the subsystem clock has stabilized.

BR

SET1

RETI


WAIT2

SCC.3

#### **CHAPTER 8 RESET FUNCTION**


Two types of reset signals are used: the external reset signal (RESET) and a reset signal from the basic interval timer/watchdog timer. When either of these reset signals is input, an internal reset signal is asserted. Fig. 8-1 shows the configuration of the reset circuit.

Fig. 8-1 Configuration of Reset Circuit



The  $\mu$ PD753036 is reset when the RESET signal is asserted, and each hardware unit is initialized as shown in Table 8-1. Fig. 8-2 shows the timing of the reset operation.

Fig. 8-2 Reset Operation by RESET Signal



Note The following two times can be selected by the mask option:

2<sup>17</sup>/fx (21.8 ms at 6.0 MHz, 31.3 ms at 4.19 MHz)

2<sup>15</sup>/fx (5.46 ms at 6.0 MHz, 7.81 ms at 4.19 MHz)

However, the wait time is fixed to  $2^{15}$ /fx because the  $\mu$ PD75P3036 has no mask option.

Table 8-1 Status of Each Hardware Unit after Reset (1/2)

	ŀ	Hardware	When RESET Signal Asserted	When RESET Signal Asserted
			in Standby Mode	during Operation
		(PC)	Sets lower 6 bits of program memory address 0000H to PC13-PC8, and contents of address 0001H to PC7-PC0	Same as left
PSW	Carry flag	a (CY)	Retained	Undefined
		s (SK0-SK2)	0	0
		status flags (IST0, IST1)	0	0
	Bank ena	able flags (MBE, RBE)	Sets bit 6 of program memory address 0000H to RBE and bit 7 to MBE	Same as left
Stack po	ointer (SP)	)	Undefined	Undefined
Stack ba	ank select	register (SBS)	1000	1000
Data me	emory (RA	M)	Retained <sup>Note</sup>	Undefined
General-	purpose re	gister (X, A, H, L, D, E, B, C)	Retained	Undefined
Bank se	lect regist	ers (MBS, RBS)	0, 0	0, 0
Basic in	nter- Cou	unter (BT)	00H	00H
val/wat	IVIO	de register (BTM)	0	0
dog time	Wa	tchdog timer enable flag DTM)	0	0
Timer/ev	vent Cou	unter (T0)	0	0
counter	(T0) <sub>Mo</sub>	dulo register (TMOD0)	FFH	FFH
	Мо	de register (TM0)	0	0
	ТО	E0, TOUT F/F	0, 0	0, 0
Timer/ev	vent Cou	unter (T1)	0	0
counter	(T1) Mo	dulo register (TMOD1)	FFH	FFH
	Мо	de register (TM1)	0	0
	ТО	E1, TOUT F/F	0, 0	0, 0
Timer/ev	vent Cou	unter (T2)	0	0
counter	(T2) Mo	dulo register (TMOD2)	FFH	FFH
	0	h-level period setting dulo register (TMOD2H)	FFH	FFH
	Мо	de register (TM2)	0	0
	ТО	E2, TOUT F/F	0, 0	0, 0
	RE	MC, NRZ, NRZB	0, 0, 0	0, 0, 0
	TGI	E	0	0
Watch t	imer Mo	de register (WM)	0	0

**Note** The data at addresses 0F8H through 0FDH of the data memory are undefined when the RESET signal is asserted.

Table 8-1 Status of Each Hardware Unit after Reset (2/2)

	Hardware	When RESET Signal Asserted in Standby Mode	When RESET Signal Asserted during Operation	
Serial	Shift register (SIO)	Retained	Undefined	
interface	Operation mode register (CSIM)	0	0	
	SBI control register (SBIC)	0	0	
	Slave address register (SVA)	Retained	Undefined	
Clock generation	Processor clock control register (PCC)	0	0	
circuit, clock output circuit	System clock control register (SCC)	0	0	
	Clock output mode register (CLOM)	0	0	
Suboscillation	n circuit control register (SOS)	0	0	
LCD control- ler/driver	Display mode register (LCDM)	0	0	
	Display control register (LCDC)	0	0	
Interrupt function	Interrupt request flag (IRQ×××)	Reset (0)	Reset (0)	
	Interrupt enable flag (IExxx)	0	0	
	Interrupt master enable flag (IME)	0	0	
	Interrupt priority select register (IPS)	0	0	
	INT0, 1, 2 mode registers (IM0, IM1, IM2)	0, 0, 0	0, 0, 0	
Digital port	Output buffer	Off	Off	
	Output latch	Cleared (0)	Cleared (0)	
	I/O mode registers (PMGA, PMGB, PMGC)	0	0	
	Pull-up resistor specification register (POGA, POGB)	0	0	
Bit sequentia	l buffer (BSB0-BSB3)	Retained	Undefined	

[MEMO]

# CHAPTER 9 WRITING AND VERIFYING PROM (PROGRAM MEMORY)

The program memory of the  $\mu$ PD75P3036 is a one-time PROM or EPROM. The memory capacity is as follows:

 $\mu$ PD75P3036: 16384 words  $\times$  8 bits

To write or verify this PROM, the pins shown in Table 9-1 are used. Note that no address input pins are used and that the address is updated by inputting a clock from the X1 pin.

Table 9-1 Pins Used to Write or Verify Program Memory

Pin Name	Function
X1, X2	Inputs clock to update address when program memory is written or verified. Complement of X1 pin is input to X2 pin.
MD0-MD3 (P30-P33)	Select operation mode when program memory is written or verified
P40-P43 (lower 4 bits), P50-P53 (higher 4 bits)	Input or output 8-bit data when program memory is written or verified
VDD	Applies power supply voltage. Supplies 1.8 to 5.5 V for normal operation and +6 V when program memory is written or verified
VPP	Applies program voltage for writing or verifying program memory (usually, VDD potential)

- Cautions 1. Only the program memory contents of the µPD75P3036KK-T can be erased by lighting ultraviolet rays onto the erasure window.
  - 2. Connect the pins not used for writing or verifying the program memory to Vss via pull-down resistor.

# 9.1 Operation Mode for Writing/Verifying Program Memory

When +6 V is applied to the  $V_{DD}$  pin of the  $\mu$ PD75P3036 and +12.5 V is applied to the  $V_{PP}$  pin, the program memory write/verify mode is set. In this mode, the following operation modes can be selected by using the MD0 through MD3 pins.

**Table 9-2 Operation Mode** 

Specifies Operation Mode						Operation Mode
V <sub>DD</sub>	V <sub>PP</sub>	MD0	MD1	MD2	MD3	Operation Mode
+6 V	+12.5 V	Н	L	Н	L	Clears program memory address to 0
		L	Н	Н	Н	Write mode
		L	L	Н	Н	Verify mode
		Н	×	Н	Н	Program inhibit mode


Remark ×: L or H

# 9.2 Writing Program Memory

The program memory can be written in the following procedure at high speed:

- (1) Pull down the pins not used to Vss with a resistor. The X1 pin is low.
- (2) Supply 5 V to the VDD and VPP pins.
- (3) Wait for 10  $\mu$ s.
- (4) Set the program memory address 0 clear mode.
- (5) Supply +6 V to VDD and +12.5 V to VPP.
- (6) Set the program inhibit mode.
- (7) Write data in the 1-ms write mode
- (8) Set the program inhibit mode.
- (9) Set the verify mode. If the data have been correctly written, proceed to (10). If not, repeat (7) through (9).
- (10) Additional writing of (number of times data have been written in (7) through (9): X) × 1 ms
- (11) Set the program inhibit mode.
- (12) Input a pulse four times to the X1 pin to update the program memory address (by one).
- (13) Repeat (7) through (12) until the last address is written.
- (14) Set the program memory address 0 clear mode.
- (15) Change the voltage applied to the VDD and VPP pins to 5 V.
- (16) Turn off the power supply.

Steps (2) through (12) above are illustrated below.




### 9.3 Reading Program Memory

The contents of the program memory can be read in the following procedure:

- (1) Pull down the pins not used to Vss with a resistor. The X1 pin is low.
- (2) Supply 5 V to the VDD and VPP pins.
- (3) Wait for 10  $\mu$ s.
- (4) Set the program memory address 0 clear mode.
- (5) Supply +6 V to VDD and +12.5 V to VPP.
- (6) Set the program inhibit mode.
- (7) Verify mode. Data of each address is sequentially output at the cycle in which four clock pulses are input to the X1 pin.
- (8) Set the program inhibit mode.
- (9) Set the program memory address 0 clear mode.
- (10) Change the voltage applied to the VDD and VPP pins to 5 V.
- (11) Turn off the power supply.

Steps (2) through (9) above are illustrated below.



# **9.4 Erasure (***μ***PD75P3036KK-T only)**

The data written to the program memory of the  $\mu$ PD75P3036KK-T can be erased (to FFH) and new data can be rewritten to it.

To erase the data contents, cast a light whose wavelength is shorter than approximately 400 nm onto the erase window. Usually, an ultraviolet ray of 254 nm is used. The light intensity and time required to completely erase the data contents are as follows:

- Intensity of ultraviolet ray × erasure time: 15 W•s/cm² min.
- Erasure time: 15 to 20 minutes (with an ultraviolet lamp of 12,000 μW/cm². However, the erase time may be extended if the performance of the ultraviolet lamp is degraded or if the erasure window is dirty.)

To erase the data, place the ultraviolet lamp at a distance of within 2.5 cm from the erasure window. If a filter is attached to the ultraviolet lamp, remove the filter before casting ultraviolet ray.

### 9.5 Opaque Film on Erasure Window (µPD75P3036KK-T only)

To protect the EPROM contents from being erased by light other than that of the erasure lamp and to prevent the internal circuit other than EPROM from malfunctioning due to light, attach an opaque film the erasure window when the EPROM contents must be protected.

# 9.6 One-time PROM Screening

Due to their structure, NEC cannot fully test one-time PROM products ( $\mu$ PD75P3036GC-3B9, 75P3036GK-BE9) before shipment. After the required data has be written, we recommend that the PROMs be screened by being stored in the high temperature environment shown below, and then verified.

Storage temperature	Storage time
125 °C	24 hours

\*

\*

[MEMO]

#### 10.1 Pin

The pins of the  $\mu$ PD753036 have the following mask options:

Table 10-1. Selecting Mask Option of Pin

Pin	Mask Option
P40-P43, P50-P53	Pull-up resistor can be connected in 1-bit units.
VLC0-VLC2, BIAS	LCD drive power supplying dividing resistors can be connected to four pins at once.

#### 10.1.1 Mask option of P40 through P43 and P50 through P53

P40 through P43 (port 4) and P50 through P53 (port 5) can be connected with pull-up resistors by mask option. The mask option can be specified in 1-bit units.

If the pull-up resistor is connected by mask option, ports 4 and 5 go high on reset. If the pull-up resistor is not connected, the ports go into a high-impedance state on reset.

The ports 4 and 5 of the  $\mu$ PD75P3036 do not have a mask option and is always open.

#### 10.1.2 Mask option of VLC0 through VLC2

Dividing resistors can be connected to the VLco through VLc2 pins (LCD drive power supply) and BIAS pin (external dividing resistor cutting pin) by mask option. Therefore, LCD drive power can be supplied without an external dividing resistor according to each bias (for details, refer to **5.7.7 Supplying LCD drive voltages V**Lco, **V**Lc1, **and V**Lc2).

The following three mask options can be selected.

- <1> No dividing resistor is connected.
- <2> A 10-k $\Omega$  (typ.) dividing resistor is connected.
- <3> A 100-k $\Omega$  (typ.) dividing resistor is connected.

The mask option is specified for the V<sub>LC0</sub> through V<sub>LC2</sub> and BIAS pins at once and cannot be specified in 1-pin units. The BIAS pin goes low on reset when the dividing resistor is connected to this pin by mask option. When the dividing resistor is not connected, the BIAS pin goes into a high-impedance state on reset.

The  $\mu$ PD75P3036 does not have mask option, and cannot be connected with dividing resistors. Connect external dividing resistors to the  $\mu$ PD75P3036, if necessary.

# 10.2 Mask Option of Standby Function

The standby function of the  $\mu$ PD753036 allows you to select wait time by using a mask option. The wait time is required for the CPU to return to the normal operation mode after the standby function has been released by the RESET signal (for details, refer to **7.2 Standby Mode Release**).

The following two wait times can be selected:

```
<1> 2^{17}/fx (21.8 ms: fx = 6.0 MHz, 31.3 ms: fx = 4.19 MHz)
<2> 2^{15}/fx (5.46 ms: fx = 6.0 MHz, 7.81 ms: fx = 4.19 MHz)
```

The  $\mu$ PD75P3036 does not have mask options and their wait times are fixed to  $2^{15}$ /fx.

# 10.3 Subsystem Clock Feedback Resistor Mask Options

With the mask option settings, you can choose whether or not to use the feedback resistor in the subsystem clock of the  $\mu$ PD753036.

- <1> Feedback resistor can be used (switched ON or OFF via software)
- <2> Feedback resistor cannot be used (switched out in hardware)

To use the feedback resistor after selecting <1>, set SOS.0 to 0 via software, and the feedback resistor is turned on (for details, refer to 5.2.2 (6) Suboscillation circuit control register (SOS)).

When using the subsystem clock, select <1>.

In the µPD75P3036, there is no mask option setting, and the feedback resistor can always be used.

#### **CHAPTER 11 INSTRUCTION SET**

The instruction set of the  $\mu$ PD753036 is based on the instruction set of the 75X series and therefore, maintains compatibility with the 75X series, but has some improved features. They are:

- (1) Bit manipulation instructions for various applications
- (2) Efficient 4-bit manipulation instructions
- (3) 8-bit manipulation instructions comparable to those of 8-bit microcontrollers
- (4) GETI instruction reducing program size
- (5) String-effect and base number adjustment instructions enhancing program efficiency
- (6) Table reference instructions ideal for successive reference
- (7) 1-byte relative branch instruction
- (8) Easy-to-understand, well-organized NEC's standard mnemonics

For the addressing modes applicable to data memory manipulation and the register banks valid for instruction execution, refer to **3.2 Bank Configuration of General-Purpose Registers**.

#### 11.1 Unique Instructions

This section describes the unique instructions of the  $\mu$ PD753036's instruction set.

#### 11.1.1 GETI instruction

The GETI instruction converts the following instructions into 1-byte instructions:

- (a) Subroutine call instruction to 16K-byte space (0000H-3FFFH)
- (b) Branch instruction to 16-byte space (0000H-3FFFH)
- (c) Any 2-byte, 2-machine cycle instruction (except BRCB and CALLF instructions)
- (c) Combination of two 1-byte instructions

The GETI instruction references a table at addresses 0020H through 007FH of the program memory and executes the referenced 2-byte data as an instruction of (a) to (d). Therefore, 48 types of instructions can be converted into 1-byte instructions.

If instructions that are frequently used are converted into 1-byte instructions by using this GETI instruction, the number of bytes of the program can be substantially decreased.

#### 11.1.2 Bit manipulation instruction

The  $\mu$ PD753036 has reinforced bit test, bit transfer, and bit Boolean (AND, OR, and XOR) instruction, in addition to the ordinary bit manipulation (set and clear) instructions.

The bit to be manipulated is specified in the bit manipulation addressing mode. Three types of bit manipulation addressing modes can be used. The bits manipulated in each addressing mode are shown in Table 11-1.

Table 11-1 Types of Bit Manipulation Addressing Modes and Specification Range

Addressing	Peripheral Hardware That Can Be Manipulated	Addressing Range of Bit That Can be Manipulated	
fmem. bit	RBE, MBE, IST1, IST0, SCC, IExxx, IRQxxx	FB0H-FBFH	
	PORT0-8	FF0H-FFFH	
pmem. @L	BSB0-3, PORT0, 4	FC0H-FFFH	
@H+mem. bit	All peripheral hardware units that can be manipulated bitwise	All bits of memory bank specified by MB that can be manipulated bitwise	

Remarks 1. xxx: 0, 1, 2, 4, BT, T0, T1, T2, W, CSI

2.  $MB = MBE \cdot MBS$ 

#### 11.1.3 String-effect instruction

The  $\mu$ PD753036 has the following two types of string-effect instructions:

(a) MOV A, #n4 or MOV XA, #n8

(b) MOV HL, #n8

"String effect" means locating these two types of instructions at contiguous addresses.

Example A0: MOV A, #0

A1: MOV A, #1 XA7: MOV XA, #07

When string-effect instructions are arranged as shown in this example, and if the address executed first is A0, the two instructions following this address are replaced with the NOP instructions. If the address executed first is A1, the following one instruction is replaced with the NOP instruction. In other words, only the instruction that is executed first is valid, and all the string-effect instructions that follow are processed as NOP instructions.

By using these string-effect instructions, constants can be efficiently set to the accumulator (A register or register pair XA) and data pointer (register pair HL).

#### 11.1.4 Base number adjustment instruction

Some application requires that the result of addition or subtraction of 4-bit data (which is carried out in binary number) be converted into a decimal number or into a number with a base of 6, such as time.

Therefore, the  $\mu$ PD753036 is provided with base number adjustment instructions that adjusts the result of addition or subtraction of 4-bit data into a number with any base.

#### (1) Base adjustment of result of addition

Where the base number to which the result of addition executed is to be adjusted is m, the contents of the accumulator and memory are added in the following combination, and the result is adjusted to a number with a base of m:

```
ADDS A, #16-m 
 ADDC A, @HL ; A, CY \leftarrow A + (HL) + CY 
 ADDS A, #m
```

Occurrence of an overflow is indicated by the carry flag.

If a carry occurs as a result of executing the ADDC A, @HL instruction, the ADDS A, #n4 instruction is skipped. If a carry does not occur, the ADDS A, #n4 instruction is executed. At this time, however, the skip function of the instruction is disabled, and the following instruction is not skipped even if a carry occurs as a result of addition. Therefore, a program can be written after the ADDS A, #n4 instruction.

```
Example To add accumulator and memory in decimal
```

```
ADDS A, #6

ADDC A, @HL ; A, CY \leftarrow A + (HL) + CY

ADDS A, #10

:
```

#### (2) Base adjustment of result of subtraction

Where the base number into which the result of subtraction executed is to be adjusted is m, the contents of memory (HL) are subtracted from those of the accumulator in the following combination, and the result of subtraction is adjusted to a number with a base of m:

```
SUBC A, @HL
ADDS A, #m
```

Occurrence of an underflow is indicated by the carry flag.

If a borrow does not occur as a result of executing the SUBC A, @HL instruction, the following ADDS A, #n4 instruction is skipped. If a borrow occurs, the ADDS A, #n4 instruction is executed. At this time, the skip function of this instruction is disabled, and the following instruction is not skipped even if a carry occurs as a result of addition. Therefore, a program can be written after the ADDS A, #n4 instruction.

#### 11.1.5 Skip instruction and number of machine cycles required for skipping

The instruction set of the  $\mu$ PD753036 configures a program where instructions may be or may not be skipped if a given condition is satisfied.

If a skip condition is satisfied when a skip instruction is executed, the instruction next to the skip instruction is skipped and the instruction after next is executed.

When a skip occurs, the number of machine cycles required for skipping is:

- (a) If the instruction that follows the skip instruction (i.e., the instruction to be skipped) is a 3-byte instruction (BR !addr, BRA !addr1, CALL !addr, or CALLA !addr1 instruction): 2 machine cycles
- (b) Instruction other than (a): 1 machine cycle

### 11.2 Instruction Set and Operation

#### (1) Operand representation and description

Describe an operand in the operand field of each instruction according to the operand description method of the instruction (for details, refer to **RA75X Assembler Package User's Manual - Language (EEU-1363)**. If two or more operands are shown, select one of them. The uppercase letters, +, and – are keywords and must be described as is.

The symbols of register flags can be described as labels, instead of mem, fmem, pmem, and bit. (However, the number of labels described for fmem and pmem are limited. For details, refer to **Table 3-1 Addressing Modes and Fig. 3-7** µPD753036 I/O Map).

### **CHAPTER 11 INSTRUCTION SET**

Representation	Description
reg	X, A, B, C, D, E, H, L
reg1	X, B, C, D, E, H, L
rp	XA, BC, DE, HL
rp1	BC, DE, HL
rp2	BC, DE
rp'	XA, BC, DE, HL, XA', BC', DE', HL'
rp'1	BC, DE, HL, XA', BC', DE', HL'
rpa	HL, HL+, HL-, DE, DL
rpa1	DE, DL
n4	4-bit immediate data or label
n8	8-bit immediate data or label
mem	8-bit immediate data or label <sup>Note</sup>
bit	2-bit immediate data or label
fmem	Immediate data FB0H-FBFH, FF0H-FFFH or label
pmem	Immediate data FC0H-FFFH or label
addr	Immediate data 0000H-3FFFH or label
addr1	Immediate data 0000H-3FFFH or label
caddr	12-bit immediate data or label
faddr	11-bit immediate data or label
taddr	Immediate data 20H-7FH (where bit0 = 0) or label
PORTn	PORT0-PORT8
IExxx	IEBT, IET0-IET2, IE0-IE2, IE4, IECSI, IEW
RBn	RB0-RB3
MBn	MB0, MB1, MB2, MB15

Note mem can be described only for an even address for 8-bit data processing.

#### (2) Legend for explanation of operation

A : A register; 4-bit accumulator

B : B register
C : C register
D : D register
E : E register
H : H register
L : L register
X : X register

XA : Register pair (XA); 8-bit accumulator

BC : Register pair (BC)
DE : Register pair (DE)
HL : Register pair (HL)

XA': Expansion register pair (XA')
BC': Expansion register pair (BC')
DE': Expansion register pair (DE')
HL': Expansion register pair (HL')

PC: Program counter SP: Stack pointer

CY : Carry flag; bit accumulator
PSW : Program status word
MBE : Memory bank enable flag
RBE : Register bank enable flag

PORTn : Port n (n = 0-8)

IME : Interrupt master enable flag
IPS : Interrupt priority select register

IExxx : Interrupt enable flagRBS : Register bank select flagMBS : Memory bank select flag

PCC : Processor clock control register

. : Address or bit delimiter  $(\times\times)$  : Contents addressed by  $\times\times$ 

××H : Hexadecimal data

### (3) Symbols in addressing area field

*1	$MB = MBE \cdot MBS$	<b>^</b>
	(MBS = 0-2, 15)	
*2	MB = 0	
*3	MBE = 0 : MB = 0 (00H-7FH)	Data memory
	MB = 15 (F80H-FFFH)	addressing
	MBE = 1 : MB = MBS (MBS = 0-2, 15)	
*4	MB = 15, fmem = FB0H-FBFH,	
	FF0H-FFFH	_
*5	MB = 15, pmem = FC0H-FFFH	<b>^</b>
*6	addr = 0000H-3FFFH	
*7	addr, addr1 = (Current PC) - 15 to (Current PC) -1	
	(Current PC) + 2 to (Current PC) +16	
*8	caddr = 0000H-0FFFH (PC <sub>13</sub> , 12 = 00B) or	Program memory
	1000H-1FFFH (PC <sub>13, 12</sub> = 01B) or	1 ,
	2000H-2FFFH (PC <sub>13, 12</sub> = 10B) or	addressing
	3000H-3FFFH (PC <sub>13, 12</sub> = 11B)	
*9	faddr = 000H-07FFH	
*10	taddr = 0020H-007FH	
*11	addr1 = 0000H-3FFFH	•

Remarks 1. MB indicates a memory bank that can be accessed.

- **2.** In \*2, MB = 0 regardless of MBE and MBS.
- 3. In \*4 and \*5, MB = 15 regardless of MBE and MBS.
- 4. \*6 through \*11 indicate areas that can be addressed.

#### (4) Explanation for machine cycle field

S indicates the number of machine cycles required for an instruction with skip to execute the skip operation. The value of S varies as follows:

- When 1- or 2-byte instruction is skipped ....... S = 1

Note 3-byte instructions: BR !addr, BRA !addr1, CALL !addr, CALLA !addr1

Caution The GETI instruction is skipped in one machine cycle.

One machine cycle is equal to one cycle of CPU clock  $\Phi$  (=tcY), and four times can be set by PCC (refer to Fig. 5-12 Format of Processor Clock Control Register).

Instructions	Mnemonic	Operand	Bytes	Machine Cycle	Operation	Addressing Area	Skip Condition
Transfer	MOV	A, #n4	1	1	A ← n4		String effect A
		reg1, #n4	2	2	reg1← n4		
		XA, #n8	2	2	XA ← n8		String effect A
		HL, #n8	2	2	HL ← n8		String effect B
		rp2, #n8	2	2	rp2 ← n8		
		A, @HL	1	1	A ← (HL)	*1	
		A, @HL+	1	2 + S	$A \leftarrow (HL)$ , then $L \leftarrow L + 1$	*1	L = 0
		A, @HL-	1	2 + S	$A \leftarrow (HL)$ , then $L \leftarrow L - 1$	*1	L = FH
		A, @rpa1	1	1	A ← (rpa1)	*2	
		XA, @HL	2	2	XA ← (HL)	*1	
		@HL, A	1	1	(HL) ← A	*1	
		@HL, XA	2	2	(HL) ← XA	*1	
		A, mem	2	2	A ← (mem)	*3	
		XA, mem	2	2	XA ← (mem)	*3	
		mem, A	2	2	(mem) ← A	*3	
		mem, XA	2	2	(mem) ← XA	*3	
		A, reg	2	2	A ← reg		
		XA, rp'	2	2	XA ← rp'		
		reg1, A	2	2	reg1← A		
		rp'1, XA	2	2	rp'1 ← XA		
	хсн	A, @HL	1	1	$A \leftrightarrow (HL)$	*1	
		A, @HL+	1	2 + S	$A \leftrightarrow (HL)$ , then $L \leftarrow L + 1$	*1	L=0
		A, @HL-	1	2 + S	$A \leftrightarrow (HL)$ , then $L \leftarrow L - 1$	*1	L=FH
		A, @rpa1	1	1	A ↔ (rpa1)	*2	
		XA, @HL	2	2	$XA \leftrightarrow (HL)$	*1	
		A, mem	2	2	$A \leftrightarrow (mem)$	*3	
		XA, mem	2	2	$XA \leftrightarrow (mem)$	*3	
		A, reg1	1	1	A ↔ reg1		
		XA, rp'	2	2	$XA \leftrightarrow rp'$		

Instructions	Mnemonic	Operand	Bytes	Machine Cycle	Operation	Addressing Area	Skip Condition
Table	MOVT	XA, @PCDE	1	3	XA ← (PC13-8 + DE)ROM		
reference	reference		1	3	XA ← (PC13-8 + XA)ROM		
		XA, @BCDENote	1	3	XA ← (B <sub>1</sub> , 0 + CDE)ROM	*6	
		XA, @BCXA <sup>Note</sup>	1	3	XA ← (B <sub>1</sub> , 0 + CXA)ROM	*6	
Bit transfer	MOV1	CY, fmem.bit	2	2	CY ← (fmem.bit)	*4	
		CY, pmem.@L	2	2	$CY \leftarrow (pmem_{7-2} + L_{3-2}.bit(L_{1-0}))$	*5	
		CY, @H+mem.bit	2	2	CY ← (H + mem₃-o.bit)	*1	
		fmem.bit, CY	2	2	(fmem.bit) ← CY	*4	
		pmem.@L, CY	2	2	(pmem <sub>7-2</sub> + L <sub>3-2</sub> .bit(L <sub>1-0</sub> )) ← CY	*5	
		@H+mem.bit, CY	2	2	(H + mem₃-₀.bit) ← CY	*1	
Operation	ADDS	A, #n4	1	1 + S	A ← A + n4		carry
		XA, #n8	2	2 + S	XA ← XA + n8		carry
		A, @HL	1	1 + S	A ← A + (HL)	*1	carry
		XA, rp'	2	2 + S	XA ← XA + rp'		carry
		rp'1, XA	2	2 + S	rp'1 ← rp'1 + XA		carry
	ADDC	A, @HL	1	1	$A, CY \leftarrow A + (HL) + CY $ *1		
		XA, rp'	2	2	$XA, CY \leftarrow XA + rp' + CY$		
		rp'1, XA	2	2	rp', CY ← rp'1 + XA + CY		
	SUBS	A, @HL	1	1 + S	A ← A − (HL)	*1	borrow
		XA, rp'	2	2 + S	$XA \leftarrow XA - rp'$		borrow
		rp'1, XA	2	2 + S	rp'1 ← rp'1 – XA		borrow
	SUBC	A, @HL	1	1	$A,CY\leftarrowA-(HL)-CY$	*1	
		XA, rp'	2	2	$XA, CY \leftarrow XA - rp' - CY$		
		rp'1, XA	2	2	rp'1, CY $\leftarrow$ rp'1 – XA – CY		
	AND	A, #n4	2	2	A ← A n4		
		A, @HL	1	1	$A \leftarrow A$ (HL)	*1	
		XA, rp'	2	2	XA ← XA rp'		
		rp'1, XA	2	2	rp'1 ← rp'1 XA		
	OR	A, #n4	2	2	A ← A n4		
		A, @HL	1	1	A ← A (HL)	*1	
		XA, rp'	2	2	XA ← XA rp'		
		rp'1, XA	2	2	rp'1 ← rp'1 XA		
	XOR	A, #n4	2	2	A ← A n4		
		A, @HL	1	1	A ← A (HL)	*1	
		XA, rp'	2	2	XA ← XA rp'		
		rp'1, XA	2	2	rp'1 ← rp'1 XA		

Note Only the lower 2 bits of the B register is valid.

Instructions	Mnemonic	Operand	Bytes	Machine Cycle	Operation	Addressing Area	Skip Condition
Accumulator	RORC	А	1	1	$CY \leftarrow A_0, \ A_3 \leftarrow CY, \ A_{n-1} \leftarrow A_n$		
manipulation	NOT	Α	2	2	$A \leftarrow \overline{A}$		
Increment/	INCS	reg	1	1 + S	reg ← reg + 1		reg = 0
decrement	ecrement rp		1	1 + S	rp1 ← rp1 + 1		rp1 = 00H
			2	2 + S	(HL) ← (HL) + 1	*1	(HL) = 0
		mem	2	2 + S	(mem) ← (mem) + 1	*3	(mem) = 0
	DECS	reg	1	1 + S	reg ← reg − 1		reg = FH
		rp'	2	2 + S	rp' ← rp' − 1		rp' = FFH
Comparison	SKE	reg, #n4	2	2 + S	Skip if reg = n4		reg = n4
		@HL, #n4	2	2 + S	Skip if (HL) = n4	*1	(HL) = n4
		A, @HL	1	1 + S	Skip if A = (HL)	*1	A = (HL)
		XA, @HL	2	2 + S	Skip if XA = (HL)	*1	XA = (HL)
		A, reg	2	2 + S	Skip if A = reg		A = reg
		XA, rp'	2	2 + S	Skip if XA = rp'		XA = rp'
Carry flag	SET1	CY	1	1	CY ← 1		
manipula-	CLR1	CY	1	1	CY ← 0		
tion	SKT	CY	1	1 + S	Skip if CY = 1		CY = 1
	NOT1	CY	1	1	$CY \leftarrow \overline{CY}$		
Memory bit	SET1	mem.bit	2	2	(mem.bit) ← 1	*3	
manipula-		fmem.bit	2	2	(fmem.bit) ← 1	*4	
tion		pmem. @L	2	2	(pmem <sub>7-2</sub> + L <sub>3-2</sub> .bit(L <sub>1-0</sub> )) ← 1	*5	
		@H+mem.bit	2	2	(H + mem₃-o.bit) ← 1	*1	
	CLR1	mem.bit	2	2	$(mem.bit) \leftarrow 0$	*3	
		fmem.bit	2	2	(fmem.bit) ← 0	*4	
		pmem.@L	2	2	$(pmem_{7-2} + L_{3-2}.bit(L_{1-0})) \leftarrow 0$	*5	
		@H+mem.bit	2	2	(H + mem₃-o.bit) ← 0	*1	
	SKT	mem.bit	2	2 + S	Skip if(mem.bit) = 1	*3	(mem.bit) = 1
		fmem.bit	2	2 + S	Skip if(mem.bit) = 1	*4	(fmem.bit) = 1
		pmem.@L	2	2 + S	Skip if(pmem <sub>7-2</sub> + $L_{3-2}$ .bit( $L_{1-0}$ )) = 1	*5	(pmem.@L) = 1
		@H+mem.bit	2	2 + S	Skip if(H + mem <sub>3-0</sub> .bit) = 1	*1	(@H + mem.bit) = 1
	SKF	mem.bit	2	2 + S	Skip if(mem.bit) = 0	*3	(mem.bit) = 0
		fmem.bit	2	2 + S	Skip if(fmem.bit) = 0	*4	(fmem.bit) = 0
		pmem.@L	2	2 + S	Skip if(pmem <sub>7-2</sub> + L <sub>3-2</sub> .bit(L <sub>1-0</sub> )) = 0	*5	(pmem.@L) = 0
		@H+mem.bit	2	2 + S	Skip if(H + mem <sub>3-0</sub> .bit) = 0	*1	(@H + mem.bit) = 0
	SKTCLR	fmem.bit	2	2 + S	Skip if(fmem.bit) = 1 and clear	*4	(fmem.bit) = 1
		pmem.@L	2	2 + S	Skip if(pmem <sub>7-2</sub> + L <sub>3-2</sub> .bit(L <sub>1-0</sub> )) = 1 and clear	*5	(pmem.@L) = 1
		@H+mem.bit	2	2 + S	Skip if(H + mem <sub>3-0</sub> .bit) = 1 and clear	*1	(@H + mem.bit) = 1

Instructions	Mnemonic	Operand	Bytes	Machine Cycle	Operation	Addressing Area	Skip Condition
Memory bit	AND1	CY, fmem.bit	2	2	$CY \leftarrow CY \land (fmem.bit)$	*4	
manipula-		CY, pmem.@L	2	2	$CY \leftarrow CY \land (pmem_{7\text{-}2} + L_{3\text{-}2}.bit(L_{1\text{-}0}))$	*5	
tion		CY, @H + mem.bit	2	2	$CY \leftarrow CY \land (H + mem_{3\text{-}0}.bit)$	*1	
	OR1	CY, fmem.bit	2	2	$CY \leftarrow CY \lor (fmem.bit)$	*4	
		CY, pmem.@L	2	2	$CY \leftarrow CY \lor (pmem_{7\text{-}2} + L_{3\text{-}2\text{-}bit}(L_{1\text{-}0}))$	*5	
		CY, @H + mem.bit	2	2	$CY \leftarrow CY \lor (H + mem_{3\text{-}0}.bit)$	*1	
	XOR1	CY, fmem.bit	2	2	$CY \leftarrow CY \forall  (fmem.bit)$	*4	
		CY, pmem.@L	2	2	$CY \leftarrow CY \forall (pmem_{7\text{-}2} + L_{3\text{-}2}.bit(L_{1\text{-}0}))$	*5	
		CY, @H + mem.bit	2	2	$CY \leftarrow CY + (H + mem_{3-0}.bit)$	*1	
Branch	BR <sup>Note1</sup>	addr	-	-	PC <sub>13-0</sub> ← addr  Optimum instruction is selected by assembler from following:  BR !addr  BRCB !caddr  BR \$addr1	*6	
		addr1	-	-	PC <sub>13-0</sub> ← addr1  Optimum instruction is selected by assembler from following:  BR !addr  BRA !addr1  BRCB !caddr  BR \$addr1	*11	
		!addr	3	3	PC₁₃-0 ← addr	*6	
		\$addr	1	2	PC₁₃-0 ← addr	*7	
		\$addr1	1	2	PC <sub>13-0</sub> ← addr1		
		PCDE	2	3	PC <sub>13-0</sub> ← PC <sub>13-8</sub> + DE		
		PCXA	2	3	PC <sub>13-0</sub> ← PC <sub>13-8</sub> + XA		
		BCDENote2	2	3	PC13-0 ← B1, 0 + CDE	*6	
		BCXA <sup>Note2</sup>	2	3	PC13-0 ← B1, 0 + CXA	*6	
	BRA <sup>Note1</sup>	!addr1	3	3	PC <sub>13-0</sub> ← addr1	*11	
	BRCB	!caddr	2	2	PC13-0 ← PC13, 12 + caddr11-0	*8	

 $\textbf{Notes 1.} \ \ \textbf{The shaded portion is supported only in the MkII mode}.$ 

2. Only the lower 2 bits of the B register is valid.

Instructions	Mnemonic	Operand	Bytes	Machine Cycle	Operation	Addressing Area	Skip Condition
Subroutine/ stack control	CALLANote	!addr1	3	3	3 (SP-5) (SP-6) (SP-3) (SP-4) $\leftarrow$ 0, 0, PC <sub>13-0</sub> (SP-2) $\leftarrow$ x, x, MBE, RBE PC <sub>13-0</sub> $\leftarrow$ addr1, SP $\leftarrow$ SP $-$ 6		
	CALLNote	!addr	3	3	$(SP-4)$ $(SP-1)$ $(SP-2)$ $\leftarrow$ $PC_{11-0}$ $(SP-3)$ $\leftarrow$ $MBE$ , $RBE$ , $PC_{13}$ , $PC_{12}$ $PC_{13-0}$ $\leftarrow$ addr, $SP$ $\leftarrow$ $SP$ $-$ 4	*6	
				4	$\begin{array}{c} \text{(SP-5) (SP-6) (SP-3) (SP-4)} \leftarrow 0,  0,  \text{PC}_{13\cdot 0} \\ \\ \text{(SP-2)} \leftarrow \times,  \times,  \text{MBE, RBE} \\ \\ \text{PC}_{13\cdot 0} \leftarrow \text{addr, SP} \leftarrow \text{SP} - 6 \end{array}$		
	CALLF <sup>Note</sup>	!faddr	2	2	$(SP-4) (SP-1) (SP-2) \leftarrow PC_{11-0}$ $(SP-3) \leftarrow MBE, RBE, PC_{13}, PC_{12}$ $PC_{13-0} \leftarrow 000 + faddr, SP \leftarrow SP - 4$	*9	
				3	$\begin{aligned} & \text{(SP-5) (SP-6) (SP-3) (SP-4)} \leftarrow 0,  0,  \text{PC}_{13\cdot 0} \\ & \text{(SP-2)} \leftarrow \times,  \times,  \text{MBE, RBE} \\ & \text{PC}_{13\cdot 0} \leftarrow 000 + \text{faddr, SP} \leftarrow \text{SP} - 6 \end{aligned}$		
	RET <sup>Note</sup>		1	3	MBE, RBE, PC <sub>13</sub> , PC <sub>12</sub> $\leftarrow$ (SP + 1) PC <sub>11-0</sub> $\leftarrow$ (SP) (SP + 3) (SP + 2), SP $\leftarrow$ SP + 4		
					$\times$ , $\times$ , MBE, RBE $\leftarrow$ (SP + 4) 0, 0, PC <sub>13</sub> , PC <sub>12</sub> $\leftarrow$ (SP + 1) PC <sub>11-0</sub> $\leftarrow$ (SP) (SP + 3) (SP + 2), SP $\leftarrow$ SP + 6		
	RETS <sup>Note</sup>		1	3 + S			Unconditional
			0, 0, PC <sub>13</sub> , PC <sub>12</sub> ← PC <sub>110</sub> ← (SP) (SP + 3) (S		$\times$ , $\times$ , MBE, RBE $\leftarrow$ (SP + 4) 0, 0, PC <sub>13</sub> , PC <sub>12</sub> $\leftarrow$ (SP + 1) PC <sub>11-0</sub> $\leftarrow$ (SP) (SP + 3) (SP + 2), SP $\leftarrow$ SP + 6 then skip unconditionally		
	RETI <sup>Note</sup>		1	3	$\begin{aligned} & \text{MBE, RBE, PC}_{13}, \text{PC}_{12} \leftarrow (\text{SP} + 1) \\ & \text{PC}_{11\text{-}0} \leftarrow (\text{SP}) \; (\text{SP} + 3) \; (\text{SP} + 2) \\ & \text{PSW} \leftarrow (\text{SP} + 4) \; (\text{SP} + 5),  \text{SP} \leftarrow \text{SP} + 6 \end{aligned}$		
					$\begin{array}{c} 0,\ 0\ PC_{13},\ PC_{12} \leftarrow (SP+1) \\ \\ PC_{11\text{-}0} \leftarrow (SP)\ (SP+3)\ (SP+2) \\ \\ PSW \leftarrow (SP+4)\ (SP+5),\ SP \leftarrow SP+6 \end{array}$		

Note The shaded portion is supported only in the MkII mode. The others are supported in the MkI mode.

Instructions	Mnemonic	Operand	Bytes	Machine Cycle	Operation	Addressing Area	Skip Condition
Subroutine/	PUSH	rp	1	1	$(SP-1)(SP-2) \leftarrow rp, SP \leftarrow SP-2$		
stack		BS	2	2	$(SP - 1) \leftarrow MBS, (SP - 2) \leftarrow RBS, SP \leftarrow SP-2$		
control	POP	rp	1	1	$rp \leftarrow (SP + 1) (SP), SP \leftarrow SP + 2$		
		BS	2	2	$MBS \leftarrow (SP + 1),  RBS \leftarrow (SP),  SP \leftarrow SP + 2$		
Interrupt	EI		2	2	IME (IPS.3) ← 1		
control		IExxx	2	2	IE××× ← 1		
	DI		2	2	IME (IPS.3) ← 0		
		IExxx	2	2	$IExxx \leftarrow 0$		
I/O	IN <sup>Note2</sup>	A, PORTn	2	2	$A \leftarrow PORT_n$ (n=0-8)		
		XA, PORT₁	2	2	$XA \leftarrow PORT_{n+1}, PORT_n  (n=4, 6)$		
	OUTNote2	PORT <sub>n</sub> , A	2	2	$PORT_n \leftarrow A$ (n=2-8)		
		PORT₁, XA	2	2	$PORT_{n+1}$ , $PORT_n \leftarrow XA$ $(n = 4, 6)$		
CPU control	HALT		2	2	Set HALT Mode (PCC.2 ← 1)		
	STOP		2	2	Set STOP Mode (PCC.3 ← 1)		
	NOP		1	1	No Operation		
Special	SEL	RBn	2	2	RBS ← n (n=0-3)		
		MBn	2	2	MBS ← n (n=0-2, 15)		
	GETI <sup>Note1</sup> , 3	taddr	1	3	. TBR instruction $PC_{13\text{-}0} \leftarrow (taddr)_{5\text{-}0} + (taddr+1)$ . TCALL instruction $(SP-4) \ (SP-1) \ (SP-2) \leftarrow PC_{11\text{-}0}$ $(SP-3) \leftarrow MBE, RBE, PC_{13}, PC_{12}$ $PC_{13\text{-}0} \leftarrow (taddr)_{5\text{-}0} + (taddr+1)$	*10	Depends on referenced instruction
					SP ← SP-4  . Other than TBR and TCALL instructions  Executes instruction of (taddr) (taddr+1)		
			1	3 4	$PC_{13\text{-}0} \leftarrow (taddr)_{5\text{-}0} + (taddr+1)$ $. TCALL instruction$ $(SP-5)(SP-6) (SP-3) (SP-4) \leftarrow 0, 0, PC_{13\text{-}0}$ $(SP-2) \leftarrow \times, \times, MBE, RBE$ $PC_{13\text{-}0} \leftarrow (taddr)_{5\text{-}0} + (taddr+1)$ $SP \leftarrow SP-6$		Depends on
				Ĵ	instructions  Executes instruction of (taddr)  (taddr+1)		referenced instruction


Notes 1. The shaded portion is supported only in the MkII mode. The others are supported in the MkI mode.

- 2. To execute IN/OUT instruction, it is necessary that MBE = 0 or MBE = 1, MBS = 15.
- 3. TBR and TCALL instructions are the assembler directives for table definition.


### 11.3 Op Code of Each Instruction

### (1) Description of symbol of op code


R <sub>2</sub>	R <sub>1</sub>	Ro	reg
0	0	0	Α
0	0	1	Х
0	1	0	L
0	1	1	Н
1	0	0	Е
1	0	1	D
1	1	0	С
1	1	1	В



P <sub>2</sub>	P <sub>1</sub>	P <sub>0</sub>	reg-pair
0	0	0	XA
0	0	1	XA'
0	1	0	HL
0	1	1	HL'
1	0	0	DE
1	0	1	DE'
1	1	0	вс
1	1	1	BC'



Q2	Q <sub>1</sub>	Qo	addressing
0	0	0	@HL
0	1	0	@HL+
0	1	1	@ HL-
1	0	0	@DE
1	0	1	@DL



	P <sub>2</sub>	P <sub>1</sub>	reg-pair
	0	0	XA
	0	1	HL
	1	0	DE
a1	1	1	вс
a I			ı

	<b></b>	rp
<u> </u>	rp1	ĺ
2		
<u>,</u>	lacksquare	$\blacksquare$

N <sub>5</sub>	N <sub>2</sub>	N <sub>1</sub>	No	IE×××
0	0	0	0	IEBT
0	0	1	0	IEW
0	1	0	0	IET0
0	1	0	1	IECSI
0	1	1	0	IE0
0	1	1	1	IE2
1	0	0	0	IE4
1	1	0	0	IET1
1	1	0	1	IET2
1	1	1	0	IE1

 $\begin{array}{ll} I_n & : \mbox{ immediate data for n4 or n8} \\ D_n & : \mbox{ immediate data for mem} \\ B_n & : \mbox{ immediate data for bit} \end{array}$ 

 $N_n$ : immediate data for n or IExxx  $T_n$ : immediate data for taddr  $\times$  1/2

 $A_{\text{n}}$  : immediate data for [relative address distance from branch destination address (2-16)] – 1

 $S_n$ : immediate data for 1's complement of [relative address distance from branch destination address (15-1)]

### (2) Op code for bit manipulation addressing

\*1 in the operand field indicates the following three types:

• fmem.bit

• pmem.@L

• @H+mem.bit

The second byte \*2 of the op code corresponding to the above addressing is as follows:

*1	2nd Byte of Op Code								Accessible Bit				
fmem. bit	1	0	Вı	Bo	Fз	F <sub>2</sub>	F <sub>1</sub>	F₀	Bit of FB0H-FBFH that can be manipulated				
	1	1	B <sub>1</sub>	Bo	Fз	F <sub>2</sub>	F <sub>1</sub>	Fo	Bit of FF0H-FFFH that can be manipulated				
pmem. @L	0	1	0	0	Gз	G <sub>2</sub>	G <sub>1</sub>	G₀	Bit of FC0H-FFFH that can be manipulated				
@H+mem. bit	0	0	Вı	Bo	Dз	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	Bit of accessible memory bank that can be				
	r								manipulated				

 $B_n$ : immediate data for bit  $F_n$ : immediate data for fmem

(indicates lower 4 bits of address)

 $G_{\text{\tiny n}}$  : immediate data for pmem

(indicates bits 5-2 of address)

 $\ensuremath{D_{n}}\xspace$  : immediate data for mem

(indicates lower 4 bits of address)

Instruction	Mnemonic	Operand	Op Code							
Instruction	Milemonic	Operand	B <sub>1</sub> B <sub>2</sub>	Вз						
Transfer	MOV	A, #n4	0 1 1 1 13 12 11 10							
		reg1, #n4	1 0 0 1 1 0 1 0 I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub> 1 R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>							
		rp, #n8	1 0 0 0 1 P <sub>2</sub> P <sub>1</sub> 1   I <sub>7</sub> I <sub>6</sub> I <sub>5</sub> I <sub>4</sub> I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>							
		A, @rpa1	1 1 1 0 0 Q <sub>2</sub> Q <sub>1</sub> Q <sub>0</sub>							
		XA, @HL	1 0 1 0 1 0 1 0 0 0 0 1 1 0 0 0							
		@HL, A	1 1 1 0 1 0 0 0							
		@HL, XA	1 0 1 0 1 0 1 0 0 0 0 1 0 0 0 0							
		A, mem	1 0 1 0 0 0 1 1 D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>							
		XA, mem	1 0 1 0 0 0 1 0 D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> 0							
		mem, A	1 0 0 1 0 0 1 1 D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>							
		mem, XA	1 0 0 1 0 0 1 0 D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> 0							
		A, reg	1 0 0 1 1 0 0 1 0 1 1 1 1 R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>							
		XA, rp'	1 0 1 0 1 0 1 0 0 1 0 1 1 P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>							
		reg1, A	1 0 0 1 1 0 0 1 0 1 1 1 0 R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>							
		rp'1, XA	1 0 1 0 1 0 1 0 0 1 0 0 1 0 P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>							
	хсн	A, @rpa1	1 1 1 0 1 Q <sub>2</sub> Q <sub>1</sub> Q <sub>0</sub>							
		XA, @HL	1 0 1 0 1 0 1 0 0 0 0 1 0 0 0 1							
		A, mem	1 0 1 1 0 0 1 1 D7 D6 D5 D4 D3 D2 D1 D0							
		XA, mem	1 0 1 1 0 0 1 0 D7 D6 D5 D4 D3 D2 D1 0							
		A, reg1	1 1 0 1 1 R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>							
		XA, rp'	1 0 1 0 1 0 1 0 1 0 0 0 1 0 0 P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>							
Table	MOVT	XA, @PCDE	1 1 0 1 0 1 0 0							
reference		XA, @PCXA	1 1 0 1 0 0 0 0							
		XA, @BCXA	1 1 0 1 0 0 0 1							
		XA, @BCDE	1 1 0 1 0 1 0 1							
Bit transfer	MOV1	CY, *1	1 0 1 1 1 0 1 *2							
		*1 , CY	1 0 0 1 1 0 1 1 *2							

Instruction	Mnemonic	Operand	Op Code																
mstruction	WITEITIONIC	Орегани				В	31							Е	B <sub>2</sub>				Вз
Operation	ADDS	A, #n4	0 -	1	1	0	lз	l <sub>2</sub>	l1	Ιο									
		XA, #n8	1 (	0	1	1	1	0	0	1	<b>I</b> <sub>7</sub>	<b>l</b> 6	<b>I</b> 5	<b>I</b> 4	lз	l <sub>2</sub>	l₁	Ιο	
		A, @HL	1 '	1	0	1	0	0	1	0									
		XA, rp'	1 (	0	1	0	1	0	1	0	1	1	0	0	1	P <sub>2</sub>	Pı	Po	
		rp'1, XA	1 (	0	1	0	1	0	1	0	1	1	0	0	0	P <sub>2</sub>	P <sub>1</sub>	Po	
	ADDC	A, @HL	1 (	0	1	0	1	0	0	1									
		XA, rp'	1 (	0	1	0	1	0	1	0	1	1	0	1	1	P <sub>2</sub>	Pı	Po	
		rp'1, XA	1 (	0	1	0	1	0	1	0	1	1	0	1	0	P <sub>2</sub>	Pı	Po	
	SUBS	A, @HL	1 (	0	1	0	1	0	0	0									
		XA, rp'	1 (	0	1	0	1	0	1	0	1	1	1	0	1	P <sub>2</sub>	P <sub>1</sub>	Po	
		rp'1, XA	1 (	0	1	0	1	0	1	0	1	1	1	0	0	P <sub>2</sub>	P <sub>1</sub>	Po	
	SUBC	A, @HL	1 (	0	1	1	1	0	0	0									
		XA, rp'	1 (	0	1	0	1	0	1	0	1	1	1	1	1	P <sub>2</sub>	P <sub>1</sub>	Po	
		rp'1, XA	1 (	0	1	0	1	0	1	0	1	1	1	1	0	P <sub>2</sub>	P <sub>1</sub>	Po	
	AND	A, #n4	1 (	0	0	1	1	0	0	1	0	0	1	1	Із	l <sub>2</sub>	l₁	lo	
		A, @HL	1 (	0	0	1	0	0	0	0									
		XA, rp'	1 (	0	1	0	1	0	1	0	1	0	0	1	1	P <sub>2</sub>	Pı	Po	
		rp'1, XA	1 (	0	1	0	1	0	1	0	1	0	0	1	0	P <sub>2</sub>	Pı	Po	
	OR	A, #n4	1 (	0	0	1	1	0	0	1	0	1	0	0	lз	l <sub>2</sub>	l₁	Ιο	
		A, @HL	1 (	0	1	0	0	0	0	0									
		XA, rp'	1 (	0	1	0	1	0	1	0	1	0	1	0	1	P <sub>2</sub>	Pı	Po	
		rp'1, XA	1 (	0	1	0	1	0	1	0	1	0	1	0	0	P <sub>2</sub>	Pı	Po	
	XOR	A, #n4	1 (	0	0	1	1	0	0	1	0	1	0	1	lз	l <sub>2</sub>	l₁	Ιο	
		A, @HL	1 (	0	1	1	0	0	0	0									
		XA, rp'	1 (	0	1	0	1	0	1	0	1	0	1	1	1	P <sub>2</sub>	Pı	Po	
		rp'1, XA	1 (	0	1	0	1	0	1	0	1	0	1	1	0	P <sub>2</sub>	Pı	Po	
Accumulator	RORC	A	1 (	0	0	1	1	0	0	0									
manipula- tion	NOT	A	1 (	0	0	1	1	0	0	1	0	1	0	1	1	1	1	1	

Op Code Instruction Mnemonic Operand Βı  $B_2$ Вз **INCS** 1 1 0 0 0 R<sub>2</sub> R<sub>1</sub> R<sub>0</sub> Increment/ reg decrement  $1 \quad 0 \quad 0 \quad 0 \quad 1 \quad P_2 \ P_1 \quad 0$ rp1 @HL 1 0 0 1 1 0 0 1 0 0 0 0 0 0 1 0 mem 1 0 0 0 0 0 1 0 D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub> **DECS**  $1 \ \ 1 \ \ 0 \ \ 0 \ \ 1 \ \ R_2 \ R_1 \ R_0$ reg 1 0 1 0 1 0 1 0 0 1 1 0 1 P<sub>2</sub> P<sub>1</sub> P<sub>0</sub> rp' Comparison SKE 1 0 0 1 1 0 1 0 I3 I2 I1 I0 0 R2 R1 R0 reg, #n4 @HL, #n4 1 0 0 1 1 0 0 1 0 1 1 0 13 12 11 10 A, @HL 1 0 0 0 0 0 0 0 XA, @HL 1 0 1 0 1 0 1 0 0 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 0 0 0 0 1 R<sub>2</sub> R<sub>1</sub> R<sub>0</sub> A, reg 1 0 1 0 1 0 1 0 0 1 0 0 1 P<sub>2</sub> P<sub>1</sub> P<sub>0</sub> XA, rp' SET1 CY Carry flag 1 1 1 0 0 1 1 1 manipula-CLR<sub>1</sub> CY 1 1 1 0 0 1 1 0 tion SKT CY 1 1 0 1 0 1 1 1 NOT1 CY 1 1 0 1 0 1 1 0 SET1 Memory bit 1 0 B<sub>1</sub> B<sub>0</sub> 0 1 0 1 D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub> mem.bit manipula-\*1 1 0 0 1 1 1 0 1 \*2 tion CLR1 mem.bit 1 0 B<sub>1</sub> B<sub>0</sub> 0 1 0 0 D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub> \*1 1 0 0 1 1 1 0 0 \*2 SKT mem.bit 1 0 B<sub>1</sub> B<sub>0</sub> 0 1 1 1 D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub> \*1 \*2 1 0 1 1 1 1 1 1 SKF 1 0 B<sub>1</sub> B<sub>0</sub> 0 1 1 0 D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub> mem.bit \*1 \*2 1 0 1 1 1 1 1 0 **SKTCLR** \*1 1 0 0 1 1 1 1 1 \*2 CY, \*1 AND1 1 0 1 0 1 1 0 0 \*2 \*2 OR1 CY, \*1 1 0 1 0 1 1 1 0

XOR1

CY, \*1

1 0 1 1 1 1 0 0


\*2

	Instruction	Mnemonic	Operand	Op Code	
	mstruction	winemonic	Operand	B <sub>1</sub> B <sub>2</sub>	Вз
	Branch	BR	!addr	1 0 1 0 1 0 1 1 0 0 -	— addr —
			\$addr1 (+16) 2 (+2) (-1)	0 0 0 A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>	
			(-1) (-15)	1 1 1 1 S <sub>3</sub> S <sub>2</sub> S <sub>1</sub> S <sub>0</sub>	
			PCDE	1 0 0 1 1 0 0 1 0 0 0 0 0 1 0 0	
			PCXA	1 0 0 1 1 0 0 1 0 0 0 0 0 0 0 0	
*			BCDE	1 0 0 1 1 0 0 1 0 0 0 0 1 0 1	
			BCXA	1 0 0 1 1 0 0 1 0 0 0 0 0 0 1	
		BRA	!addr1	1 0 1 1 1 0 1 0 0 -	— addr1 —
		BRCB	!caddr	0 1 0 1◀ caddr →	
	Subroutine/ stack	CALLA	!addr1	1 0 1 1 1 0 1 1 0 -	— addr1 — →
	control	CALL	!addr	1 0 1 0 1 0 1 1 0 1 4	— addr —
		CALLF	!faddr	0 1 0 0 0 <b>←</b> faddr <b>→</b>	
		RET		1 1 1 0 1 1 1 0	
		RETS		1 1 1 0 0 0 0 0	
		RETI		1 1 1 0 1 1 1 1	
		PUSH	rp	0 1 0 0 1 P <sub>2</sub> P <sub>1</sub> 1	
			BS	1 0 0 1 1 0 0 1 0 0 0 0 1 1 1	
		POP	rp	0 1 0 0 1 P <sub>2</sub> P <sub>1</sub> 0	
			BS	1 0 0 1 1 0 0 1 0 0 0 0 1 1 0	
	Interrupt	EI		1 0 0 1 1 1 0 1 1 0 1 1 0 0 1 0	
	control		IExxx	1 0 0 1 1 1 0 1 1 0 N <sub>5</sub> 1 1 N <sub>2</sub> N <sub>1</sub> N <sub>0</sub>	
		DI		1 0 0 1 1 1 0 0 1 0 1 1 0 0 1 0	
*			IExxx	1 0 0 1 1 1 0 0 1 0 N <sub>5</sub> 1 1 N <sub>2</sub> N <sub>1</sub> N <sub>0</sub>	
	I/O	IN	A, PORTn	1 0 1 0 0 0 1 1 1 1 1 1 N <sub>3</sub> N <sub>2</sub> N <sub>1</sub> N <sub>0</sub>	
			XA, PORTn	1 0 1 0 0 0 1 0 1 1 1 1 N <sub>3</sub> N <sub>2</sub> N <sub>1</sub> N <sub>0</sub>	
		OUT	PORTn, A	1 0 0 1 0 0 1 1 1 1 1 1 N <sub>3</sub> N <sub>2</sub> N <sub>1</sub> N <sub>0</sub>	
			PORTn, XA	1 0 0 1 0 0 1 0 1 1 1 1 N <sub>3</sub> N <sub>2</sub> N <sub>1</sub> N <sub>0</sub>	
	CPU control	HALT		1 0 0 1 1 1 0 1 1 0 1 0 0 0 1 1	
		STOP		1 0 0 1 1 1 0 1 1 0 1 1 0 0 1 1	
*		NOP		0 1 1 0 0 0 0 0	
	Special	SEL	RBn	1 0 0 1 1 0 0 1 0 0 1 0 0 0 N <sub>1</sub> N <sub>0</sub>	
			MBn	1 0 0 1 1 0 0 1 0 0 0 1 N <sub>3</sub> N <sub>2</sub> N <sub>1</sub> N <sub>0</sub>	
		GETI	taddr	0 0 T <sub>5</sub> T <sub>4</sub> T <sub>3</sub> T <sub>2</sub> T <sub>1</sub> T <sub>0</sub>	

\*

#### 11.4 Instruction Function and Application

This section describes the functions and applications of the respective instructions. The instructions that can be used and the functions of the instructions differ between the MkI and MkII modes of the  $\mu$ PD753036, and 753P3036. Read the descriptions on the following pages according to the following guidance:



#### 11.4.1 Transfer instructions

## 

Function:  $A \leftarrow n4 \quad n4 = 13-0$ : 0-FH

Transfers 4-bit immediate data n4 to the A register (4-bit accumulator). This instruction has a string effect (group A), and if this instruction is followed by MOV A, #n4 or MOV XA, #n8, the string-effect instruction following the instruction executed is treated as NOP.

#### **Application example**

(1) To set 0BH to the accumulator

MOV A, #0BH

(2) To select data output to port 3 from 0 to 2

A0: MOV A, #0 A1: MOV A, #1 A2: MOV A, #2 OUT PORT3, A

# ○ MOV reg1, #n4

Function: reg1  $\leftarrow$  n4 n4 = I<sub>3-0</sub> 0-FH

Transfers 4-bit immediate data n4 to A register reg1 (X, H, L, D, E, B, or C).

# 

Function:  $XA \leftarrow n8 \ n8 = I_{7-0}$ : 00H-FFH

Transfers 8-bit immediate data n8 to register pair XA. This instruction has a string effect, and if two or more of this instruction are executed in succession or if this instruction is followed by the MOV A, #n4 instruction, the instruction following this instruction is treated as NOP.

## ○ MOV HL, #n8

Function:  $HL \leftarrow n8 \quad n8 = I_{7-0}$ : 00H-FFH

Transfers 8-bit immediate data n8 to register pair HL. This instruction has a string effect. If two or more of this instructions are executed in succession, those that follow the first instruction are treated as NOP.

### MOV rp2, #n8

Function:  $rp2 \leftarrow n8 \quad n8 = I_{7-0}$ : 00H-FFH

Transfers 8-bit immediate data n8 to register pair rp2 (BC, DE).

### O MOV A, @HL

Function:  $A \leftarrow (HL)$ 

next one instruction.

Transfers the contents of the data memory addressed by register pair HL to the A register.

## ○ MOV A, @HL+

Function:  $A \leftarrow (HL), L \leftarrow L + 1$ skip if L = 0H

Transfers the contents of the data memory addressed by register pair HL to the A register. After that, automatically increments the contents of the L register by one. When the value of the L register reaches 0H as a result, skips the

## ○ MOV A, @HL-

Function:  $A \leftarrow (HL), L \leftarrow L - 1$ skip if L = FH

Transfers the contents of the data memory addressed by register pair HL to the A register. After that, automatically decrements the contents of the L register by one. When the value of the L register reaches FH as a result, skips the next one instruction.

## ○ MOV A, @rpa1

**Function:**  $A \leftarrow (rpa)$ 

Where rpa = HL+: skip if L = 0 where rpa = HL-: skip if L = FH

Transfers the contents of the data memory addressed by register pair rpa (HL, HL+, HL-, DE, or DL) to the A register.

If autoincrement (HL+) is specified as rpa, the contents of the L register are automatically incremented by one after the data has been transferred. If the contents of the L register become 0 as a result, the next one instruction is skipped.

If autodecrement (HL-) is specified as rpa, the contents of the L register are automatically decremented by one after the data has been transferred. If the contents of the L register become FH as a result, the next one instruction is skipped.

## 

Function:  $A \leftarrow (HL), X \leftarrow (HL+1)$ 

Transfers the contents of the data memory addressed by register pair HL to the A register, and the contents of the next memory address to the X register.

If the contents of the L register are a odd number, an address whose least significant bit is ignored is transferred.

#### **Application example**

To transfer the data at addresses 3EH and 3FH to register pair XA

MOV HL, #3EH MOV XA, @HL

# O MOV @HL, A

Function:  $(HL) \leftarrow A$ 

Transfers the contents of the A register to the data memory addressed by register pair HL.

## ○ MOV @HL, XA

Function: (HL)  $\leftarrow$  A, (HL+1)  $\leftarrow$  X

Transfers the contents of the A register to the data memory addressed by register pair HL, and the contents of the X register to the next memory address.

However, if the contents of the L register are a odd number, an address whose least significant bit is ignored is transferred.

## ○ MOV A, mem

Function: A ← (mem) mem = D<sub>7-0</sub>: 00H-FFH

Transfers the contents of the data memory addressed by 8-bit immediate data mem to the A register.

### 

Function:  $A \leftarrow (mem), X \leftarrow (mem+1) mem = D_{7-0}: 00H-FEH$ 

Transfers the contents of the data memory addressed by 8-bit immediate data mem to the A register and the contents of the next address to the X register.

The address that can be specified by mem is an even address.

#### **Application example**

To transfer the data at addresses 40H and 41H to register pair XA

MOV XA, 40H

## ○ MOV mem, A

Function: (mem) ← A mem = D<sub>7-0</sub>: 00H-FFH

Transfers the contents of the A register to the data memory addressed by 8-bit immediate data mem.

## 

Function:  $(mem) \leftarrow A$ ,  $(mem+1) \leftarrow X$   $mem = D_{7-0}$ : 00H-FEH

Transfers the contents of the A register to the data memory addressed by 8-bit immediate data mem and the contents of the X register to the next memory address.

The address that can be specified by mem is an even address.

# 

Function:  $A \leftarrow reg$ 

Transfers the contents of register reg (X, A, H, L, D, E, B, or C) to the A register.

# ○ MOV XA, rp'

Function:  $XA \leftarrow rp'$ 

Transfers the contents of register pair rp' (XA, HL, DE, BC, XA', HL', DE', or BC') to register pair XA.

#### **Application example**

To transfer the data of register pair XA' to register pair XA

MOV XA, XA'

# ○ MOV reg1, A

Function:  $reg1 \leftarrow A$ 

Transfers the contents of the A register to register reg1 (X, H, L, D, E, B, or C).

## ○ MOV rp'1, XA

Function:  $rp'1 \leftarrow XA$ 

Transfers the contents of register pair XA to register pair rp'1 (HL, DE, BC, XA', HL', DE', or BC').

# O XCH A, @HL

Function:  $A \leftrightarrow (HL)$ 

Exchanges the contents of the A register with the contents of the data memory addressed by register pair HL.

## ○ XCH A, @HL+

Function:  $A \leftrightarrow (HL), L \leftarrow L + 1$ skip if L = 0H

Exchanges the contents of the A register with the contents of the data memory addressed by register pair HL. After that, automatically increments the contents of the L register by one. If the contents of the L register reaches 0H as a result, skips the next one instruction.

## ○ XCH A, @HL-

Function:  $A \leftrightarrow (HL), L \leftarrow L - 1$ skip if L = FH

Exchanges the contents of the A register with the contents of the data memory addressed by register pair HL. After that, automatically decrements the contents of the L register by one.

If the contents of the L register reaches FH as a result, skips the next one instruction.

## ○ XCH A, @rpa1

**Function:**  $A \leftrightarrow (rpa)$ 

Where rpa = HL+: skip if L = 0Where rpa = HL-: sKIP if L = FH

Exchanges the contents of the A register with the contents of the data memory addressed by register pair rpa (HL, HL+, HL-, DE, or DL). If autoincrement (HL+) or autodecrement (HL-) is specified as rpa, the contents of the L register are automatically incremented or decremented by one after the data have been exchanged. If the result is 0 in the case of HL+ and FH in the case of HL-, the next one instruction is skipped.

#### Application example

To exchange the data at data memory addresses 20H through 2FH with the data at addresses 30H through 3FH

SEL MB0 MOV D. #2 MOV HL, #30H LOOP: XCH A, @HL ;  $A \div (3\times)$ **XCH** A, @DL  $; A \div (2\times)$ **XCH** A,  $@HL+ ; A + (3\times)$ BR LOOP

365

## 

Function:  $A \leftrightarrow (HL), X \leftrightarrow (HL+1)$ 

Exchanges the contents of the A register with the contents of the data memory addressed by register pair HL, and the contents of the X register with the contents of the next address.

If the contents of the L register are an odd number, however, an address whose least significant bit is ignored is specified.

### 

Function:  $A \leftrightarrow (mem) mem = D_{7-0}$ : 00H-FEH

Exchanges the contents of the A register with the contents of the data memory addressed by 8-bit immediate data mem.

## ○ XCH XA, mem

**Function:** A  $\leftrightarrow$  (mem), X  $\leftrightarrow$  (mem+1) mem = D<sub>7-0</sub>: 00H-FEH

Exchanges the contents of the A register with the data memory contents addressed by 8-bit immediate data mem, and the contents of the X register with the contents of the next memory address.

The address that can be specified by mem is an even address.

### ○ XCH A, reg1

Function: A ↔ reg1

Exchanges the contents of the A register with the contents of register reg1 (X, H, L, D, E, B, or C).

## ○ XCH XA, rp'

Function: XA ↔ rp'

Exchanges the contents of register pair XA with the contents of register pair rp' (XA, HL, DE, BC, XA', HL', DE', or BC').

#### 11.4.2 Table reference instruction

# **○ MOVT XA, @PCDE**

Function:  $XA \leftarrow ROM (PC_{13-8}+DE)$ 

Transfers the lower 4 bits of the table data in the program memory addressed when the lower 8 bits (PC<sub>7-0</sub>) of the program counter (PC) are replaced with the contents of register pair DE, to the A register, and the higher 4 bits to the X register.


The table address is determined by the contents of the program counter (PC) when this instruction is executed.

The necessary data must be programmed to the table area in advance by using an assembler directive (DB instruction).


The program counter is not affected by execution of this instruction.

This instruction is useful for successively referencing table data.

#### Example



Caution The MOVT XA, @PCDE instruction usually references the table data in page where the instruction exists. If the instruction is at address ××FFH, however, not the table data in the page where the instruction exists, but the table data in the next page is referenced.



For example, if the MOVT XA, @PCDE instruction is located at position a in the above figure, the table data in page 3, not page 2, specified by the contents of register pair DE is transferred to register pair XA.

### **Application example**

To transfer the 16-byte data at program memory addresses  $\times\times$  F0H through  $\times\times$  FFH to data memory addresses 30H through 4FH

SUB: SEL MB0 MOV HL, #30H ; HL ← 30H MOV DE, #0F0H ; DE  $\leftarrow$  F0H LOOP: **MOVT** XA, @PCDE ; XA ← table data MOV @HL, XA ;  $(HL) \leftarrow XA$ INCS HL;  $HL \leftarrow HL+2$ **INCS** HL **INCS** Ε ; E ← E+1 BR LOOP RET ORG  $\times \times F0H$ DB  $\times \times H$ ,  $\times \times H$ , ... ; table data

### **○ MOVT XA, @PCXA**

Function: XA ← ROM (PC13-8+XA)

Transfers the lower 4 bits of the table data in the program memory addressed when the lower 8 bits (PC<sub>7-0</sub>) of the program counter (PC) are replaced with the contents of register pair XA, to the A register, and the higher 4 bits to the X register.

The table address is determined by the contents of the PC when this instruction is executed.

The necessary data must be programmed to the table area in advance by using an assembler directive (DB instruction).

The PC is not affected by execution of this instruction.

Caution If an instruction exists at address xxFFH, the table data of the next page is transferred, in the same manner as MOVT XA, @PCDE.


# **○ MOVT XA, @BCDE**

Function: XA ← ROM (B<sub>1</sub>, 0+CDE)

Transfers the lower 4 bits of the table data (8-bit) in the program memory addressed by the lower 3 bits of register B and the contents of registers C, D, and E, to the A register, and the higher 4 bits to the X register.

The necessary data must be programmed to the table area in advance by using an assembler directive (DB instruction). The PC is not affected by execution of this instruction.

#### Example




# ○ MOVT XA, @BCXA

Function:  $XA \leftarrow ROM (B_{1, 0}+CXA)$ 

Transfers the lower 4 bits of the table data (8-bit) in the program memory addressed by the lower 3 bits of register B and the contents of registers C, X, and A, to the A register, and the higher 4 bits to the X register.

The necessary data must be programmed to the table area in advance by using an assembler directive (DB instruction). The PC is not affected by execution of this instruction.

#### Example



#### 11.4.3 Bit transfer instruction

Function: CY ← (bit specified by operand)

Transfers the contents of the data memory addressed in the bit manipulating addressing mode (fmem.bit, pmem.@L, or @H+mem.bit) to the carry flag (CY).

Function: (Bit specified by operand) ← CY

Transfers the contents of the carry flag (CY) to the data memory bit addressed in the bit manipulation addressing mode (fmem.bit, pmem.@L, or @H+mem.bit).

#### **Application example**

To output the flag of bit 3 at data memory address 3FH to the bit 2 of port 3

FLAG EQU 3FH.3

SEL MB0

MOV H, #FLAG SHR6 ; H ← higher 4 bits of FLAG

MOV1 CY, @H+FLAG ; CY  $\leftarrow$  FLAG MOV1 PORT3.2, CY ; P32  $\leftarrow$  CY

#### 11.4.4 Operation instruction

## 

Function: A ← A+n4; Skip if carry. n4 = l3-0: 0-FH

Adds 4-bit immediate data n4 to the contents of the A register. If a carry occurs as a result, the next one instruction is skipped. The carry flag is not affected.

If this instruction is used in combination with ADDC A, @HL or SUBC A, @HL instruction, it can be used as a base number adjustment instruction (refer to 11.1.4 Base number adjustment instruction).

## ○ ADDS XA, #n8

Function: XA ← XA+n8; Skip if carry. n8 = I<sub>7-0</sub>: 00H-FFH

Adds 8-bit immediate data n8 to the contents of register pair XA. If a carry occurs as a result, the next one instruction is skipped. The carry flag is not affected.

### ○ ADDS A, @HL

**Function:**  $A \leftarrow A + (HL)$ ; Skip if carry.

Adds the contents of the data memory addressed by register pair HL to the contents of the A register. If a carry occurs as a result, the next one instruction is skipped. The carry flag is not affected.

### ○ ADDS XA, rp'

**Function:**  $XA \leftarrow XA + rp'$ ; Skip if carry.

Adds the contents of register pair rp' (XA, HL, DE, BC, XA', HL', DE', or BC') to the contents of register pair XA. If a carry occurs as a result, the next one instruction is skipped. The carry flag is not affected.

# 

Function:  $rp' \leftarrow rp'1 + XA$ ; Skip if carry.

Adds the contents of register pair XA to register pair rp'1 (HL, DE, BC, XA', HL', DE', or BC'). If a carry occurs as a result, the next one instruction is skipped. The carry flag is not affected.

#### **Application example**

To shift a register pair to the left

MOV XA, rp'1 ADDS rp'1, XA

NOP

# ○ ADDC A, @HL

Function: A, CY ← A+ (HL) +CY

Adds the contents of the data memory addressed by register pair HL to the contents of the A register, including the carry flag. If a carry occurs as a result, the carry flag is set; if not, the carry flag is reset.

If the ADDS A, #n4 instruction is placed next to this instruction, and if a carry occurs as a result of executing this instruction, the ADDS A, #n4 instruction is skipped. If a carry does not occur, the ADDS A, #n4 instruction is executed, and a function that disables the skip function of the ADDS A, #n4 instruction is effected. Therefore, these instructions can be used in combination for base number adjustment (refer to **11.1.4 Base number adjustment instruction**).

# 

Function: XA, CY ← XA + rp' + CY

Adds the contents of register pair rp' (XA, HL, DE, BC, XA', HL', DE', or BC') to the contents of register pair XA, including the carry. If a carry occurs as a result, the carry flag is set; if not, the carry flag is reset.

# ○ ADDC rp'1, XA

Function: rp'1, CY ← rp'1+XA+CY

Adds the contents of register pair XA to the contents of register pair rp'1 (HL, DE, BC, XA', HL', DE', or BC'), including the carry flag. If a carry occurs as a result, the carry flag is set; if not, the carry flag is reset.

### SUBS A, @HL

**Function:**  $A \leftarrow A - (HL)$ ; Skip if borrow.

Subtracts the contents of the data memory addressed by register pair HL from the contents of the A register, and sets the result to the A register. If a borrow occurs as a result, the next one instruction is skipped.

The carry flag is not affected.

# ○ SUBS XA, rp'

**Function:**  $XA \leftarrow XA - rp'$ ; Skip if borrow.

Subtracts the contents of register pair rp' (XA, HL, DE, BC, XA', HL', DE', or BC') from the contents of register pair XA, and sets the result to register pair XA. If a borrow occurs as a result, the next one instruction is skipped. The carry flag is not affected.

#### **Application example**

To compare specified data memory contents with the contents of a register pair

MOV XA, mem SUBS XA, rp' 
$$; \; (\text{mem}) \geq \text{rp'} \\ ; \; (\text{mem}) < \text{rp'}$$

# ○ SUBS rp'1, XA

**Function:**  $rp' \leftarrow rp'1 - XA$ ; Skip if borrow.

Subtracts the contents of register pair XA from register pair rp'1 (HL, DE, BC, XA', HL', DE', or BC'), and sets the result to specified register pair rp'1. If a borrow occurs as a result, the next one instruction is skipped.

The carry flag is not affected.

# ○ SUBC A, @HL

Function: A,  $CY \leftarrow A - (HL) - CY$ 

Subtracts the contents of the data memory addressed by register pair HL to the contents from the A register, including the carry flag, and sets the result to the A register. If a borrow occurs as a result, the carry flag is set; if not, the carry flag is reset.

If the ADDS A, #n4 instruction is placed next to this instruction, and if a borrow does not occur as a result of executing this instruction, the ADDS A, #n4 instruction is skipped. If a borrow occurs, the ADDS A, #n4 instruction is executed, and a function that disables the skip function of the ADDS A, #n4 instruction is effected. Therefore, these instructions can be used in combination for base number adjustment (refer to **11.1.4 Base number adjustment instruction**).

# ○ SUBC XA, rp'

Function: XA,  $CY \leftarrow XA - rp' - CY$ 

Subtracts the contents of register pair rp' (XA, HL, DE, BC, XA', HL', DE', or BC') from the contents of register pair XA, including the carry, and sets the result to register pair XA. If a borrow occurs as a result, the carry flag is set; if not, the carry flag is reset.

# SUBC rp'1, XA

Function: rp'1,  $CY \leftarrow rp'1 - XA - CY$ 

Subtracts the contents of register pair XA from the contents of register pair rp'1 (HL, DE, BC, XA', HL', DE', or BC'), including the carry flag, and sets the result to specified register pair rp'1. If a borrow occurs as a result, the carry flag is set; if not, the carry flag is reset.

## ○ AND A, #n4

Function:  $A \leftarrow A \land n4 \quad n4 = I_{3-0}$ : 0-FH

ANDs 4-bit immediate data n4 with the contents of the A register, and sets the result to the A register.

#### **Application example**

To clear the higher 2 bits of the accumulator to 0

AND A, #0011B

→ AND A, @HL

Function:  $A \leftarrow A \land (HL)$ 

ANDs the contents of the data memory addressed by register pair HL with the contents of the A register, and sets the result to the A register.

# ○ AND XA, rp'

Function:  $XA \leftarrow XA \land rp'$ 

ANDs the contents of register pair rp' (XA, HL, DE, BC, XA', HL', DE', or BC') with the contents of register pair XA, and sets the result to register pair XA.

# ○ AND rp'1, XA

Function:  $rp'1 \leftarrow rp'1 \land XA$ 

ANDs the contents of register pair XA with register pair rp'1 (HL, DE, BC, XA', HL', DE', or BC'), and sets the result to a specified register pair.

## OR A, #n4

Function:  $A \leftarrow A \lor n4$  n4 = I3-0: 0-FH

ORs 4-bit immediate data n4 with the contents of the A register, and sets the result to the A register.

#### **Application example**

To set the lower 3 bits of the accumulator to 1

OR A, #0111B

## OR A, @HL

Function:  $A \leftarrow A \lor (HL)$ 

ORs the contents of the data memory addressed by register pair HL with the contents of the A register, and sets the result to the A register.

# OR XA, rp'

Function:  $XA \leftarrow XA \lor rp'$ 

ORs the contents of register pair rp' (XA, HL, DE, BC, XA', HL', DE', or BC') with the contents of register pair XA, and sets the result to register pair XA.

Function:  $rp'1 \leftarrow rp'1 \lor XA$ 

ORs the contents of register pair XA with register pair rp'1 (HL, DE, BC, XA', HL', DE', or BC'), and sets the result to a specified register pair.

## 

Function:  $A \leftarrow A + n4$  n4 = 13-0: 0-FH

Exclusive-ORs 4-bit immediate data n4 with the contents of the A register, and sets the result to the A register.

#### **Application example**

To invert the higher 4 bits of the accumulator

XOR A, #1000B



Function:  $A \leftarrow A \lor (HL)$ 

Exclusive-ORs the contents of the data memory addressed by register pair HL with the contents of the A register, and sets the result to the A register.

# ○ XOR XA, rp'

Function:  $XA \leftarrow XA \forall rp'$ 

Exclusive-ORs the contents of register pair rp' (XA, HL, DE, BC, XA', HL', DE', or BC') with the contents of register pair XA, and sets the result to register pair XA.

Function:  $rp'1 \leftarrow rp'1 \forall XA$ 


Exclusive-ORs the contents of register pair XA with register pair rp'1 (HL, DE, BC, XA', HL', DE', or BC'), and sets the result to a specified register pair.

### 11.4.5 Accumulator manipulation instruction

### ○ RORC A

Function:  $CY \leftarrow A_0$ ,  $A_{n-1} \leftarrow A_n$ ,  $A_3 \leftarrow CY$  (n = 1-3)

Rotates the contents of the A register (4-bit accumulator) 1 bit to the left with the carry flag.



# **NOT A**

Function:  $A \leftarrow \overline{A}$ 

Takes 1's complement of the A register (4-bit accumulator) (inverts the bits of the accumulator).

#### 11.4.6 Increment/decrement instruction

# ○ INCS reg

Function:  $reg \leftarrow reg+1$ ; Skip if reg = 0

Increments the contents of register reg (X, A, H, L, D, E, B, or C). If reg = 0 as a result, the next one instruction is skipped.

# ○ INCS rp1

Function:  $rp1 \leftarrow rp1+1$ ; Skip if rp1 = 00H

Increments the contents of register pair rp1 (HL, DE, or BC). If rp1 = 00H as a result, the next one instruction is skipped.

## OINCS @HL

Function:  $(HL) \leftarrow (HL)+1$ ; Skip if (HL) = 0

Increments the contents of the data memory addressed by pair register HL. If the contents of the data memory become 0 as a result, the next one instruction is skipped.

### ○ INCS mem

Function: (mem)  $\leftarrow$  (mem) + 1; Skip if (mem) = 0, mem = D<sub>7-0</sub>: 00H-FFH

Increments the contents of the data memory addressed by 8-bit immediate data mem. If the contents of the data memory become 0 as a result, the next one instruction is skipped.

## DECS req

Function: reg ← reg-1; Skip if reg = FH

Decrements the contents of register reg (X, A, H, L, D, E, B, or C). If reg = FH as a result, the next one instruction is skipped.

# DECS rp'

Function:  $rp' \leftarrow rp'-1$ ; Skip if rp' = FFH

Decrements the contents of register pair rp' (XA, HL, DE, BC, XA', HL', DE', or BC'). If rp' = FFH as a result, the next one instruction is skipped.

#### 11.4.7 Compare instruction

# SKE reg, #n4

Function: Skip if reg =  $n4 n4 = I_{3-0}$ : 0-FH

Skips the next one instruction if the contents of register reg (X, A, H, L, D, E, B, or C) are equal to 4-bit immediate data n4.

## ○ SKE @HL, #n4

Function: Skip if (HL) = n4  $n4 = I_{3-0}$ : 0-FH

Skips the next one instruction if the contents of the data memory addressed by register pair HL are equal to 4-bit immediate data n4.

## ○ SKE A, @HL

**Function:** Skip if A = (HL)

Skips the next one instruction if the contents of the A register are equal to the contents of the data memory addressed by register pair HL.

## ○ SKE XA, @HL

**Function:** Skip if A = (HL) and X = (HL + 1)

Skips the next one instruction if the contents of the A register are equal to the contents of the data memory addressed by register pair HL and if the contents of the X register are equal to the contents of the next memory address.

However, if the contents of the L register are an odd number, an address whose least significant address is ignored is specified.

# ○ SKE A, reg

Function: Skip if A = reg

Skips the next one instruction if the contents of the A register are equal to register reg (X, A, H, L, D, E, B, or C).

## ○ SKE XA, rp'

**Function:** Skip if XA = rp'

Skips the next one instruction if the contents of register pair XA are equal to the contents of register pair rp' (XA, HL, DE, BC, XA', HL', DE', or BC').

### 11.4.8 Carry flag manipulation instruction

**○ SET1 CY** 

Function:  $CY \leftarrow 1$ 

Sets the carry flag.

CLR1 CY

Function:  $CY \leftarrow 0$ 

Clears the carry flag.

**○ SKT CY** 

Function: Skip if CY = 1

Skips the next one instruction if the carry flag is 1.

○ NOT1 CY

Function:  $CY \leftarrow \overline{CY}$ 

Inverts the carry flag. Therefore, sets the carry flag to 1 if it is 0, and clears the flag to 0 if it is 1.

11.4.9 Memory bit manipulation instruction	11.4.9 M	lemory bit	manipulation	instruction
--	----------	------------	--------------	-------------

SET1 mem.bit

Function: (mem.bit)  $\leftarrow$  1 mem = D<sub>7-0</sub>: 00H-FFH, bit = B<sub>1-0</sub>: 0-3

Sets the bit specified by 2-bit immediate data bit at the address specified by 8-bit immediate data mem.

SET1 fmem.bit

○ SET1 pmem.@L

○ SET1 @H+mem.bit

**Function:** (bit specified by operand)  $\leftarrow 1$ 

Sets the bit of the data memory addressed in the bit manipulation addressing mode (fmem.bit, pmem.@L, or @H+mem.bit).

CLR1 mem.bit

Function: (mem.bit)  $\leftarrow$  0 mem = D<sub>7-0</sub>: 00H-FFH, bit = B<sub>1-0</sub>: 0-3

Clears the bit specified by 2-bit immediate data bit at the address specified by 8-bit immediate data mem.

○ CLR1 fmem.bit

CLR1 pmem.@L

○ CLR1 @H+mem.bit

**Function:** (bit specified by operand)  $\leftarrow 0$ 

Clears the bit of the data memory addressed in the bit manipulation addressing mode (fmem.bit, pmem.@L, or @H+mem.bit).

### **○SKT** mem.bit

Function: Skip if (mem.bit) = 1 mem =  $D_{7-0}$ : 00H-FFH, bit =  $B_{1-0}$ : 0-3

Skips the next one instruction if the bit specified by 2-bit immediate data bit at the address specified by 8-bit immediate data mem is 1.

○SKT fmem.bit

○SKT pmem.@L

○ SKT @H+mem.bit

Function: Skip if (bit specified by operand) = 1

Skips the next one instruction if the bit of the data memory addressed in the bit manipulation addressing mode (fmem.bit, pmem.@L, or @H+mem.bit) is 1.

### ○SKF mem.bit

Function: Skip if (mem.bit) = 0 mem =  $D_{7-0}$ : 00H-FFH, bit =  $B_{1-0}$ : 0-3

Skips the next one instruction if the bit specified by 2-bit immediate data bit at the address specified by 8-bit immediate data mem is 0.

SKF fmem.bit

○ SKF pmem.@L

○ SKF @H+mem.bit

Function: Skip if (bit specified by operand) = 0

Skips the next one instruction if the bit of the data memory addressed in the bit manipulation addressing mode (fmem.bit, pmem.@L, or @H+mem.bit) is 0.

○ SKTCLR fmem.bit
○ SKTCLR pmem.@L
○ SKTCLR @H+mem.bit
Function: Skip if (bit specified by operand) = 1 then clear
Skips the next one instruction if the bit of the data memory addressed in the bit manipulation addressing mode (fmem.bit, pmem.@L, or @H+mem.bit) is 1, and clears the bit to "0".
○ AND1 CY, fmem.bit
○ AND1 CY, pmem.@L
○ AND1 CY, @ H+mem.bit
Function: $CY \leftarrow CY \land$ (bit specified by operand)
ANDs the content of the carry flag with the contents of the data memory addressed in the bit manipulation addressing mode (fmem.bit, pmem.@L, or @H+mem.bit), and sets the result to the carry flag.
OR1 CY, fmem.bit
OR1 CY, pmem.@L
○ OR1 CY, @ H+mem.bit
Function: $CY \leftarrow CY \lor (bit specified by operand)$
ORs the content of the carry flag with the contents of the data memory addressed in the bit manipulation addressing mode (fmem.bit, pmem.@L, or @H+mem.bit), and sets the result to the carry flag.
XOR1 CY, fmem.bit
XOR1 CY, pmem.@L
O XOR1 CY, @ H+mem.bit
Function: CY ← CY ← (bit specified by operand)

Exclusive-ORs the content of the carry flag with the contents of the data memory addressed in the bit manipulation addressing mode (fmem.bit, pmem.@L, or @H+mem.bit), and sets the result to the carry flag.

#### 11.4.10 Branch instruction

## ○BR addr

Function:  $PC_{13-0} \leftarrow addr$ 

addr = 0000H-3FFFH

Branches to an address specified by immediate data addr.

This instruction is an assembler directive and is replaced by the assembler at assembly time with the optimum instruction from the BR laddr, BRCB lcaddr, and BR \$addr instructions.

### (II) BR addr1

Function: PC₁₃-0 ← addr1

addr1 = 0000H-3FFFH

Branches to an address specified by immediate data addr1.

This instruction is an assembler directive and is replaced by the assembler at assembly time with the optimum instruction from the BRA !addr1, BR !addr, BRCB !caddr, and BR \$addr instructions.

### BRA !addr1

Function: PC<sub>13-0</sub> ← addr1

○ BR !addr

Function:  $PC_{13-0} \leftarrow addr$ 

addr = 0000H-3FFFH

Transfers immediate data addr to the program counter (PC) and branches to an address specified by the PC.

# ○ BR \$addr

Function: PC<sub>13-0</sub> ← addr

addr = (PC-15) to (PC-1), (PC+2) to (PC+16)

This is a relative branch instruction that has a branch range of (-15 to -1) and (+2 to +16) from the current address. It is not affected by a page boundary or block boundary.

## BR \$addr1

Function:  $PC_{13-0} \leftarrow addr1$  addr1 = (PC-15) to (PC-1), (PC+2) to (PC+16)

This is a relative branch instruction that has a branch range of (-15 to -1) and (+2 to +16) from the current address. It is not affected by a page boundary or block boundary.


### **IIII** BRCB !caddr

Function:  $PC_{13-0} \leftarrow PC_{13,12} + caddr_{11-0}$  caddr = n000H-nFFFH  $n = PC_{13,12} = 0-3$ 

Branches to an address specified by the lower 12 bits of the program counter (PC<sub>11-0</sub>) replaced with 12-bit immediate data caddr.

#### Caution

The BRCB !caddr instruction usually branches execution in a block where the instruction exists. If the first byte of this instruction is at address 0FFEH or 0FFFH, however, execution does not branch to block 0 but to block 1.



If the BRCB !caddr instruction is at position b in the figure above, execution branches to block 1, not block 0.


### **BR PCDE**

Function:  $PC_{13-0} \leftarrow PC_{13-8} + DE$  $PC_{7-4} \leftarrow D, PC_{3-0} \leftarrow E$ 

Branches to an address specified by the lower 8 bits of the program counter (PC<sub>7-0</sub>) replaced with the contents of register pair DE. The higher bits of the program counter are not affected.

#### Caution

The BR PCDE instruction usually branches execution to the page where the instruction exists. If the first byte of the op code is at address xxFE or xxFFH, however, execution does not branch in that page, but to the next page.



For example, if the BR PCDE instruction is at position a or b in the above figure, execution branches to the lower 8-bit address specified by the contents of register pair DE in page 3, not in page 2.

## **○ BR PCXA**

Function:  $PC_{13-0} \leftarrow PC_{13-8} + XA$  $PC_{7-4} \leftarrow X, PC_{3-0} \leftarrow A$ 

Branches to an address specified by the lower 8 bits of the program counter (PC<sub>7-0</sub>) replaced with the contents of register pair XA. The higher bits of the program counter are not affected.

#### Caution


This instruction branches execution to the next page, not to the same page, if the first byte of the op code is at address xxFEH or xxFFH, in the same manner as the BR PCDE instruction.

## **BR BCDE**

Function: PC<sub>13-0</sub> ← B<sub>1,0</sub> + CDE

#### Example

To branch to an address specified by the contents of the program counter replaced by the contents of registers B<sub>1, 0</sub>, C, D, and E




## **IIII** BR BCXA

Function:  $PC_{13-0} \leftarrow B_{1,0} + CXA$ 

#### Example

To branch to an address specified by the contents of the program counter replaced by the contents of registers  $B_{1,0}$ , C, X, and A



## ○ TBR addr

#### **Function:**

This is an assembler directive for table definition by the GETI instruction. It is used to replace a 3-byte BR !addr instruction with a 1-byte GETI instruction. Describe 12-bit address data as addr. For details, refer to RA75X Assembler Package User's Manual - Language (EEU-1363).

#### 11.4.11 Subroutine/stack control instruction

### CALLA !addr1

Function: (SP-2) 
$$\leftarrow$$
 x, x, MBE, RBE, (SP-3)  $\leftarrow$  PC<sub>7-4</sub> (SP-4)  $\leftarrow$  PC<sub>3-0</sub>, (SP-5)  $\leftarrow$  0, 0, PC<sub>13</sub>, PC<sub>12</sub> (SP-6)  $\leftarrow$  PC<sub>11-8</sub> PC<sub>13-0</sub>  $\leftarrow$  addr1, SP  $\leftarrow$  SP  $-$  6

### (III) CALL !addr

Function: [Mkl mode] 
$$(SP-1) \leftarrow PC_{7-4}, \ (SP-2) \leftarrow PC_{3-0}$$
 
$$(SP-3) \leftarrow MBE, \ RBE, \ PC_{13}, \ PC_{12}$$
 
$$(SP-4) \leftarrow PC_{11-8}, \ PC_{13-0} \leftarrow \text{addr}, \ SP \leftarrow SP-4$$
 
$$\text{addr} = 0000H-3FFFH$$
 
$$[Mkll \ mode]$$
 
$$(SP-2) \leftarrow \times, \times, \ MBE, \ RBE$$
 
$$(SP-3) \leftarrow PC_{7-4}, \ (SP-4) \leftarrow PC_{3-0}$$
 
$$(SP-5) \leftarrow 0, \ 0, \ PC_{13}, \ PC_{12}, \ (SP-6) \leftarrow PC_{11-8}$$
 
$$PC_{13-0} \leftarrow \text{addr}, \ SP \leftarrow SP-6$$

Saves the contents of the program counter (return address), MBE, and RBE to the data memory (stack) addressed by the stack pointer (SP), decrements the SP, and then branches to an address specified by 14-bit immediate data addr.

### **UIII** CALLF !faddr

```
Function: [Mkl mode]  (SP-1) \leftarrow PC7-4, \ (SP-2) \leftarrow PC3-0 \\ (SP-3) \leftarrow MBE, \ RBE, \ PC13, \ PC12 \\ (SP-4) \leftarrow PC11-8, \ SP \leftarrow SP-4 \\ PC13-0 \leftarrow 000+faddr   faddr = 0000H-07FFH  [Mkll mode]  (SP-2) \leftarrow x, \times, \ MBE, \ RBE \\ (SP-3) \leftarrow PC7-4, \ (SP-4) \leftarrow PC3-0 \\ (SP-5) \leftarrow 0, \ 0, \ PC13, \ PC12, \ (SP-6) \leftarrow PC11-8 \\ SP \leftarrow SP-6 \\ PC13-0 \leftarrow 000+faddr   faddr = 0000H-07FFH
```

Saves the contents of the program counter (return address), MBE, and RBE to the data memory (stack) addressed by the stack pointer (SP), decrements the SP, and then branches to an address specified by 11-bit immediate data faddr. The address range from which a subroutine can be called is limited to 0000H to 07FFH (0 to 2047).

### ○ TCALL !addr

#### **Function**

This is an assembler directive for table definition by the GETI instruction. It is used to replace a 3-byte CALL laddr instruction with a 1-byte GETI instruction. Describe 12-bit address data as addr. For details, refer to **RA75X** Assembler Package User's Manual - Language (EEU-1363).

### **(III)** RET

Function: [MkI mode] 
$$PC_{11-8} \leftarrow (SP)$$
, MBE, RBE, PC<sub>13</sub>, PC<sub>12</sub> ← (SP+1)  $PC_{3-0} \leftarrow (SP+2)$   $PC_{7-4} \leftarrow (SP+3)$ , SP ← SP+4 [MkII mode]  $PC_{11-8} \leftarrow (SP)$ , 0, 0, PC<sub>13</sub>, PC<sub>12</sub> ← (SP+1)  $PC_{3-0} \leftarrow (SP+2)$ , PC<sub>7-4</sub> ← (SP+3)  $\times$ ,  $\times$ , MBE, RBE ← (SP+4), SP ← SP+6

Restores the contents of the data memory (stack) addressed by the stack pointer (SP) to the program counter (PC), memory bank enable flag (MBE), and register bank enable flag (RBE), and then increments the contents of the SP.

#### Caution

All the flags of the program status word (PSW) other than MBE and RBE are not restored.

# **(III) RETS**

Function: [MkI mode] 
$$\begin{array}{ll} PC_{11\text{--}8} \leftarrow (SP), \, MBE, \, RBE, \, PC_{13}, \, PC_{12} \leftarrow (SP+1) \\ PC_{3\text{--}0} \leftarrow (SP+2), \, PC_{7\text{--}4} \leftarrow (SP+3), \, SP \leftarrow SP+4 \\ \text{Then skip unconditionally} \\ [MkII mode] & PC_{11\text{--}8} \leftarrow (SP), \, 0, \, 0, \, PC_{13}, \, PC_{12} \leftarrow (SP+1) \\ PC_{3\text{--}0} \leftarrow (SP+2), \, PC_{7\text{--}4} \leftarrow (SP+3) \\ \times, \times, \, MBE, \, RBE \leftarrow (SP+4), \, SP \leftarrow SP+6 \\ \text{Then skip unconditionally} \end{array}$$

Restores the contents of the data memory (stack) addressed by the stack pointer (SP) to the program counter (PC), memory bank enable flag (MBE), and register bank enable flag (RBE), increments the contents of the SP, and then skips unconditionally.

#### Caution

All the flags of the program status word (PSW) other than MBE and RBE are not restored.

## **M** RETI

Restores the contents of the data memory (stack) addressed by the stack pointer (SP) to the program counter (PC) and program status word (PSW), and then increments the contents of the SP.

This instruction is used to return execution from an interrupt service routine.

# OPUSH rp

Function: 
$$(SP-1) \leftarrow rpH$$
,  $(SP-2) \leftarrow rpL$ ,  $SP \leftarrow SP-2$ 

Saves the contents of register pair rp (XA, HL, DE, or BC) to the data memory (stack) addressed by the stack pointer (SP), and then decrements the contents of the SP.

The higher 4 bits of the register pair (rpH, X, H, D, or B) are saved to the stack addressed by (SP-1), and the lower 4 bits (rpL: A, L, E, or C) are saved to the stack addressed by (SP-2).

## OPUSH BS

Function: 
$$(SP-1) \leftarrow MBS$$
,  $(SP-2) \leftarrow RBS$ ,  $SP \leftarrow SP-2$ 

Saves the contents of the memory bank select register (MBS) and register bank select register (RBS) to the data memory (stack) addressed by the stack pointer (SP), and then decrements the contents of the SP.

# ○ POP rp

Function: 
$$rpL \leftarrow (SP)$$
,  $rpH \leftarrow (SP+1)$ ,  $SP \leftarrow SP+2$ 

Restores the contents of the data memory addressed by the stack pointer (SP) to register pair rp (XA, HL, DE, or BC), and then decrements the contents of the stack pointer.

The contents of (SP) are restored to the higher 4 bits of the register pair (rpH, X, H, D, or B), and the contents of (SP+1) are restored to the lower 4 bits (rpL: A, L, E, or C).

# OPOP BS

Function: RBS 
$$\leftarrow$$
 (SP), MBS  $\leftarrow$  (SP+1), SP  $\leftarrow$  SP+2

Restores the contents of the data memory (stack) addressed by the stack pointer (SP) to the register bank select register (RBS) and memory bank select register (MBS), and then increments the contents of the SP.

#### 11.4.12 Interrupt control instruction

Function: IME (IPS.3)  $\leftarrow$  1

Sets the interrupt mask enable flag (bit 3 of the interrupt priority select register) to "1" to enable interrupts. Acknowledging an interrupt is controlled by an interrupt enable flag corresponding to the interrupt.

○ EI IE×××

Function:  $IE \times \times \times \leftarrow 1 \times \times \times = N_5, N_{2-0}$ 

Sets a specified interrupt enable flag ( $IE\times\times\times$ ) to "1" to enable acknowledging the corresponding interrupt ( $\times\times\times=$  BT, CSI, T0, T1, T2, W, 0, 1, 2, or 4).

Function: IME (IPS.3)  $\leftarrow$  0

Resets the interrupt mask enable flag (bit 3 of the interrupt priority select register) to "0" to disable all interrupts, regardless of the contents of the respective interrupt enable flags.

O DI IEXXX

Function:  $IE \times \times \times \leftarrow 1 \times \times \times = N_5, N_{2-0}$ 

Resets a specified interrupt enable flag (IE×××) to "0" to disable acknowledging the corresponding interrupt (××× = BT, CSI, T0, T1, T2, W, 0, 1, 2, or 4).

#### 11.4.13 Input/output instruction

## ○IN A, PORTn

Function:  $A \leftarrow PORTn \ n = N_{3-0}$ : 0-8

Transfers the contents of a port specified by PORTn (n = 0-8) to the A register.

#### Caution

When this instruction is executed, it is necessary that MBE = 0 or (MBE = 1, MBS = 15). n can be 0 to 8.

The data of the output latch is loaded to the A register in the output mode, and the data of the port pins are loaded to the register in the input mode.

# **○IN XA, PORT**n

Function:  $A \leftarrow PORTn, X \leftarrow PORTn+1 \quad n = N_{3-0}: 4, 6$ 

Transfers the contents of the port specified by PORTn (n = 4 or 6) to the A register, and transfers the contents of the next port to the X register.

#### Caution

Only 4 or 6 can be specified as n. When this instruction is executed, it is necessary that MBE = 0 or (MBE = 1, MBS = 15).

The data of the output latch is loaded to the A and X registers in the output mode, and the data of the port pins are loaded to the registers in the input mode.

## OUT PORTn, A

Function: PORTn  $\leftarrow$  A n = N<sub>3-0</sub>: 2-8

Transfers the contents of the A register to the output latch of a port specified by PORTn (n = 2-8).

#### Caution

When this instruction is executed, it is necessary that MBE = 0 or (MBE = 1, MBS = 15). Only 2 to 8 can be specified as n.

### OUT PORTn, XA

Function: PORTn  $\leftarrow$  A, PORTn+1  $\leftarrow$  X n = N<sub>3-0</sub>: 4, 6

Transfers the contents of the A register to the output latch of a port specified by PORTn (n = 4 or 6), and the contents of the X register to the output latch of the next port.

#### Caution

When this instruction is executed, it is necessary that MBE = 0 or (MBE = 1, MBS = 15). Only 4 or 6 can be specified as n.

#### 11.4.14 CPU control instruction



Function:  $PCC.2 \leftarrow 1$ 

Sets the HALT mode (this instruction sets the bit 2 of the processor clock control register).

### Caution

Make sure that an NOP instruction follows the HALT instruction.

**○ STOP** 

Function:  $PCC.3 \leftarrow 1$ 

Sets the STOP mode (this instruction sets the bit 3 of the processor clock control register).

### Caution

Make sure that an NOP instruction follows the STOP instruction.

 $\bigcirc$  NOP

Function: Executes nothing but consumes 1 machine cycle.

### 11.4.15 Special instruction

## ○ SEL RBn

Function: RBS  $\leftarrow$  n n = N<sub>1-0</sub>: 0-3

Sets 2-bit immediate data n to the register bank select register (RBS).

## ○ SEL MBn

Function: MBS  $\leftarrow$  n n = N<sub>3-0</sub>: 0-2, 15

Transfers 4-bit immediate data n to the memory bank select register (MBS).

### **(III)** GETI taddr

Function: taddr = T<sub>5-0</sub>, 0: 20H-7FH

[MkI mode]

. When table defined by TBR instruction is referenced

 $PC_{13-0} \leftarrow (taddr)_{5-0} + (taddr+1)$ 

. When table defined by TCALL instruction is referenced

$$(SP-1) \leftarrow PC_{7-4}, (SP-2) \leftarrow PC_{3-0}$$
  
 $(SP-3) \leftarrow MBE, RBE, PC_{13,12}$ 

$$PC_{13-0} \leftarrow (taddr)_{5-0} + (taddr+1)$$

$$\mathsf{SP} \leftarrow \mathsf{SP}\text{--}4$$

. When table defined by instruction other than TBR and TCALL is referenced

Executes instruction with (taddr) (taddr+1) as op code

[MkII mode]

• When table defined by TBR instruction is referenced<sup>Note</sup>

 $PC_{13-0} \leftarrow (taddr)_{5-0} + (taddr+1)$ 

When table defined by TCALL instruction is referenced<sup>Note</sup>

$$(SP-2) \leftarrow \times, \times, MBE, RBE$$
  
 $(SP-3) \leftarrow PC_{7-4}, (SP-4) \leftarrow PC_{3-0}$   
 $(SP-5) \leftarrow 0, 0, PC_{13}, PC_{14}, (SP-6) \leftarrow PC_{11-8}$   
 $PC_{13-0} \leftarrow (taddr)_{5-0} + (taddr+1), SP \leftarrow SP-6$ 

 When table defined by instruction other than TBR and TCALL is referenced Executes instruction with (taddr) (taddr+1) as op code

Note The address specified by the TBR and TCALL instructions is limited to 0000H to 3FFFH.

References the 2-byte data at the program memory address specified by (taddr), (taddr+1) and executes it as an instruction.

The area of the reference table consists of addresses 0020H through 007FH. Data must be written to this area in advance. Write the mnemonic of a 1-byte or 2-byte instruction as the data as is.

When a 3-byte call instruction and 3-byte branch instruction is used, data is written by using an assembler pseudoinstruction (TCALL or TBR).

Only an even address can be specified by taddr.

#### Caution

Only the 2-machine cycle instruction can be set to the reference table as a 2-byte instruction (except the BRCB and CALLF instructions). Two 1-byte instructions can be set only in the following combinations:


Instruction of 1st Byte	Instruction of 2nd Byte
MOV A, @HL	(INCS L
MOV @HL, A	DECS L
XCH A, @HL	(INCS H
	DECS H
	INCS HL
MOV A, @DE	(INCS E
XCH A, @DE	DECS E
	(INCS D
	DECS D
	INCS DE
MOV A, @DL	(INCS L
XCH A, @DL	DECS L
	(INCS D
	DECS D

The contents of the PC are not incremented while the GETI instruction is executed. Therefore, after the reference instruction has been executed, processing continues from the address next to that of the GETI instruction.

If the instruction preceding the GETI instruction has a skip function, the GETI instruction is skipped in the same manner as the other 1-byte instructions. If the instruction referenced by the GETI instruction has a skip function, the instruction that follows the GETI instruction is skipped.

If an instruction having a string effect is referenced by the GETI instruction, it is executed as follows:

- If the instruction preceding the GETI instruction has the string effect of the same group as the referenced instruction, the string effect is lost and the referenced instruction is not skipped when GETI is executed.
- If the instruction next to GETI has the string effect of the same group as the referenced instruction, the string effect by the referenced instruction is valid, and the instruction following that instruction is skipped.



[MEMO]

### APPENDIX A FUNCTIONS OF $\mu\text{PD75336},\,753036,\,\text{AND}\,\,75\text{P3036}$

(1/2)

				(1/2)	
	Item	μPD75336	μPD753036	μPD75P3036	
Program i	memory	Mask ROM Mask ROM 0000H-3F7FH 0000H-3FFFH (16256 × 8 bits) (16384 × 8 bits)		PROM <sup>Note</sup> 0000H-3FFFH (16384 × 8 bits)	
Data mem	nory	000H-2FFH (768 × 4 bits)			
CPU		75X High-End	75XL CPU		
Instruc- tion	With main system clock	0.95, 1.91, 3.81, 15.3 μs (at 4.19 MHz)	<ul> <li>0.95, 1.91, 3.81, 15,3 μs (ε</li> <li>0.67, 1.33, 2.67, 10.7 μs (ε</li> </ul>	,	
execu- tion time	With subsystem clock	122 μs (at 32.768 kHz)			
	Pin 48	P22/PCL	P22/PCL/PTO2		
Pin connec-	Pins 50-53	P30-P33		P30/MD0-P33/MD3	
tion	Pin 55	P81	P81/TI2		
	Pin 69	IC		VPP	
Stack	SBS register	None	SBS.3 = 1: Selects MkI mode	•	
		SBS.3 = 0: Selects MkII mode		е	
	Stack area	000H-0FFH	n00H-nFFH (n=0-2)		
	Stack operation of subroutine call instruction	2-byte stack  MkI mode: 2-byte stack  MkII mode: 3-byte stack			
Instruction	BRA !addr1	Cannot be used	MkI mode: Cannot be used		
	CALLA !addr1		MkII mode: Can be used		
	MOVT XA, @BCDE		Can be used		
	MOVT XA, @BCXA				
	BR BCDE				
	BR BCXA				
	CALL !addr	3 machine cycles	Mkl mode: 3 machine cycles, Mkll mode: 4 machine cycles		
	CALLF !faddr	2 machine cycles	Mkl mode: 2 machine cycles, Mkll mode: 3 machine cycles		
Timer		4 channels	5 channels		
		Basic interval timer:	Basic interval timer/watchdog timer: 1 channel		
	1 channel  • 8-bit timer/event counter: 2 channels		8-bit timer/event counter: 3     be used in combination as     Watch timer: 1 channel	channels (Two channels can 16-bit timer/event counter.)	
		Watch timer: 1 channel			

Note One-time PROM and EPROM

(2/2)

Item μPD75336		μPD75336	μPD753036	μPD75P3036	
Clock output (PCL) Φ, 524, 262, 65.5 kHz (main system clock at 4.19 MHz)		<ul> <li>Φ, 524, 262, 65.5 kHz</li> <li>(main system clock at 4.19 MHz)</li> <li>Φ, 750, 375, 93.8 kHz</li> <li>(main system clock at 6.0 MHz)</li> </ul>			
BUZ outp	2, 4, 32 kHz (main system clock at 4.19 MHz or subsystem clock at 4.19 MHz, subsystem clock at 32.768 kHz)  2, 4, 32 kHz (main system clock at 4.19 MHz or subsystem clock at 32.768 kHz)  2, 4, 32 kHz (main system clock at 4.19 MHz or subsystem clock at 32.768 kHz)  2, 4, 32 kHz (main system clock at 6.0 MHz)				
Serial interface  Three modes are supported  • 3-line serial I/O mode MSB/LSB first selectable  • 2-line serial I/O mode  • SBI mode					
SOS reg-	Feedback resistor cut flag (SOS.0)	None	Provided		
ister	Suboscillator current cut flag (SOS.1)	None	Provided		
Releasing	standby by INT0	Impossible	Possible		
Vectored	interrupt	External: 3, internal: 4	External: 3, internal: 5		
Supply voltage V <sub>DD</sub> =2.7 to 6.0 V		V <sub>DD</sub> =1.8 to 5.5 V			
Operating ambient temperature  T <sub>A</sub> = -40 to +85°C  Package  • 80-pin plastic TQFP (fine pit • 80-pin plastic QFP (14 × 14 • 80-pin ceramic WQFN <sup>Note</sup> (			mm)		

Note Under development

### APPENDIX B DEVELOPMENT TOOLS

The following development tools are available to support development of systems using the  $\mu$ PD753036. With the 75XL series, a relocatable assembler that can be used in common with any models in the series is used in combination with a device file dedicated to the model being used.

### Language processor

RA75X relocatable	Host machine			
assembler		os	Supply media	Order code
	PC-9800 series	MS-DOS	3.5"2HD	μS5A13RA75X
		Ver.3.30	5"2HD	μS5A10RA75X
		≀ Ver.6.2 <sup>Note</sup>		
	IBM PC/AT <sup>TM</sup> or com-	Refer to OS of IBM	3.5" 2HC	μS7B13RA75X
	patible machine	PC.	5"2HC	μS7B10RA75X

Device file	Host machine	Host machine				
		os	Supply media	Order code		
	PC-9800 series	MS-DOS	3.5"2HD	μS5A13DF753036		
		( Ver.3.30	5"2HD	μS5A10DF753036		
		₹ Ver.6.2 <sup>Note</sup>				
	IBM PC/AT or compat-	Refer to OS of IBM	3.5" 2HC	μS7B13DF753036		
	ible machine	PC.	5"2HC	μS7B10DF753036		

Note Although Ver.5.00 or above has a task swap function, this function cannot be used with this software.

**Remark** The operations of the assembler and device file are guaranteed only on the above host machines and OS.

405

### **PROM** writing tool

	PG-1500	This is a PROM programmer that can program a built-in PROM single-chip microcontroller				
		in a stand-alone mode, or under control of a host computer when connected with an				
rre		from 256K-bit to 4M-l	an optional programme	r adapter. It can also p	rogram typical PROMs	
Hardware	PA-75P328GC			, uDD75D2026CC and	acamacted to the DC	
Ha	PA-75P328GC	1500.	idapter dedicated to the	e μΡυ/5Ρ3036GC and	connected to the PG-	
	PA-75P336GK	PROM programmer adapter dedicated to the $\mu$ PD75P3036GK and connected to the PG-1500.				
	PA-75P3036KK-T	PROM programmer adapter dedicated to the $\mu$ PD75P3036KK-T, and connected to the PG-1500.				
	PG-1500 controller	Connects the PG-1500 and a host machine with a parallel or serial interface to control the				
		PG-1500 on the host machine.				
		Host machine			Order code	
			os	Supply media	Order code	
Software		PC-9800 series	MS-DOS	3.5"2HD	μS5A13PG1500	
Soft			Ver.3.30	5"2HD	μS5A10PG1500	
			₹ Ver.6.2 <sup>Note</sup>			
		IBM PC/AT or compat-	Refer to OS of IBM	3.5" 2HC	μS7B13PG1500	
		ible machine	PC.	5"2HC	μS7B10PG1500	

Note Although Ver.5.00 or above has a task swap function, this function cannot be used with this software.

**Remark** The operation of the PG-1500 controller is guaranteed only on the above host machines and OS.

406

### **Debugging Tools**

As the debugging tools for the  $\mu$ PD753036, in-circuit emulators (IE-75000-R and IE-75001-R) are available. The following table shows the system configuration of the in-circuit emulators.

	IE-7500	<sub>00-R</sub> Note1	The IE-75000-R is an in-circuit emulator that debugs the hardware and software of an application system using the 75X series or 75XL series. To develop the $\mu$ PD753036 subseries, use this in-circuit emulator with an optional emulation board IE-75300-R-EM and emulation probe. The in-circuit emulator is connected with a host machine or PROM programmer for efficient debugging. The IE-75000-R contains the emulation board IE-75000-R-EM.				
Hardware	IE-7500	01-R	The IE-75001-R is an in-circuit emulator that debugs the hardware and software of an application system using the 75X series or 75XL series. To develop the μPD753036 subseries, use this in-circuit emulator with an optional emulation board IE-75300-R-EM and emulation probe.  The in-circuit emulator is connected with a host machine or PROM programmer to provide efficient debugging.				
	IE-7530	00-R-EM	This is an emulation subseries. It is used				using the $\mu$ PD753036
	EP-753	36GC-R	This is an emulation probe for the $\mu$ PD75336GC, 753036GC and 75P3036KK-T. It is connected to the IE-75000-R or IE-75001-R and IE-75300-R-EM.				
	EV-	-9200GC-80	An 8-pin conversion socket, EV-9200GC-80, that facilitates connection with the target system is also supplied.				
	EP-753	36GK-R	This is an emulation probe for the $\mu$ PD75336GK and 753036GK. It is connected to the IE-75000-R or IE-75001-R and IE-75300-R-EM.				
	EV-	9500GK-80	An 8-pin conversion socket, EV-9500GK-80, that facilitates connection with the target system is also supplied.				
	EV-	9900	Jig used for removing the $\mu$ PD75P3036KK-T from the EV-9200GC-80.				
	IE cont	rol program	This program connects the IE-75000-R or IE-75001-R and a host machine with an RS-232C or Centronics interface to control the IE-75000-R or IE-75001-R on the host machine.				
			Host machine				
					os	Supply media	Order code
ware			PC-9800 series		MS-DOS	3.5"2HD	μS5A13IE75X
Soft					Ver.3.30 Ver.6.2 <sup>Note2</sup>	5"2HD	μS5A10IE75X
				_		3.5" 2HC	μS7B13IE75X
			IBM PC/AT or compatible machine	Re P(	efer to OS of IBM		'
			ING MACHINE	-	<b>O</b> .	5"2HC	μS7B10IE75X

Notes 1. This is a maintenance part.

2. Although Ver.5.00 or above has a task swap function, this function cannot be used with this software.

**Remark** The operation of the IE control program is guaranteed only on the above host machines and OS.

\*

\*

\*

### OS of IBM PC

The following OS is supported as the OS for IBM PC.


os	Version
PC DOS	Ver.5.02 to Ver.6.3 J6.1/V <sup>Note</sup> to J6.3/V <sup>Note</sup>
MS-DOS	Ver.5.0 to Ver.6.22 5.0/V <sup>Note</sup> to 6.2/V <sup>Note</sup>
IBM DOS <sup>TM</sup>	J5.02/V <sup>Note</sup>

Note Only the English mode is supported.

Caution Although Ver.5.00 or above has a task swap function, this function cannot be used with this software.

- 4

### **Development Tool Configuration**



### Package Drawings of Conversion Socket (EV-9200GC-80) and Board


No.1 pin index

Fig. B-1 EV-9200GC-80 Package Drawings (reference)

⊏\	1 000	$\sim$	-80-G(	٦.
-	1-9/	N N 71 .	-017-171	

ITEM	MILLIMETERS	INCHES
Α	18.0	0.709
В	14.4	0.567
С	14.4	0.567
D	18.0	0.709
E	4-C 2.0	4-C 0.079
F	0.8	0.031
G	6.0	0.236
Н	16.0	0.63
I	18.7	0.736
J	6.0	0.236
K	16.0	0.63
L	18.7	0.736
М	8.2	0.323
0	8.0	0.315
N	2.5	0.098
Р	2.0	0.079
Q	0.35	0.014
R	φ2.3	φ0.091
S	ø1.5	φ0.059

Fig. B-2 Recommended Pattern of the EV-9200GC-80 Board Mounting (reference)



EV-9200GC-80-P1

ITEM	MILLIMETERS	INCHES
Α	19.7	0.776
В	15.0	0.591
С	$0.65\pm0.02\times19=12.35\pm0.05$	$0.026^{+0.001}_{-0.002}  imes 0.748 = 0.486^{+0.003}_{-0.002}$
D	0.65±0.02 × 19=12.35±0.05	$0.026^{+0.001}_{-0.002} \times 0.748 = 0.486^{+0.003}_{-0.002}$
Е	15.0	0.591
F	19.7	0.776
G	6.0±0.05	0.236 +0.003 -0.002
Н	6.0±0.05	0.236 +0.003 -0.002
I	0.35±0.02	0.014 +0.001 -0.001
J	φ2.36±0.03	φ0.093 <sup>+0.001</sup> <sub>-0.002</sub>
K	φ2.3	φ0.091
L	φ1.57±0.03	φ0.062 <sup>+0.001</sup> <sub>-0.002</sub>

Caution

Dimensions of mount pad for EV-9200 and that for target device (QFP) may be different in some parts. For the recommended mount pad dimensions for QFP, refer to "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (C10535E).

# [MEMO]

#### APPENDIX C ORDERING MASK ROM

After your program has been developed, you can place an order for a mask ROM using the following procedure:

#### <1> Reservation for mask ROM ordering

Inform NEC of when you intend to place an order for the mask ROM. (NEC's response may be delayed if we are not informed in advance.)

#### <2> Preparation of ordering media

Following three mediums are available for ordering mask ROM.

- UV-EPROM<sup>Note</sup>
- 3.5-inch IBM format floppy disk (outside Japan only)
- 5-inch IBM format floppy disk (outside Japan only)

**Note** Prepare three UV-EPROMs with the same contents. (For the product with mask option, write down the mask option data on the mask option information sheet.)

### <3> Preparation of necessary documents

Fill out the following documents when ordering the mask ROM:

- Mask ROM Ordering Sheet
- Mask ROM Ordering Check Sheet
- Mask Option Information Sheet (necessary for product with mask option)

### <4> Ordering

Submit the media prepared in <2> and documents prepared in <3> to NEC by the order reservation date.

# [MEMO]

## APPENDIX D INSTRUCTION INDEX

# D.1 Instruction Index (by function)

[Transfer instruction]		MOVT	XA, @PCXA 348, 369
MOV	A, #n4 347, 360	MOVT	XA, @BCDE 348, 369
MOV	reg1, #n4 347, 360	MOVT	XA, @BCXA 348, 370
MOV	XA, #n8 347, 360		
MOV	HL, #n8 347, 361	[Bit trans	fer instruction]
MOV	rp2, #n8 347, 361	MOV1	CY, fmem.bit 348, 371
MOV	A, @HL 347, 361	MOV1	CY, pmem.@L 348, 371
MOV	A, @HL+ 347, 361	MOV1	CY, @H+mem.bit 348, 371
MOV	A, @HL 347, 361	MOV1	fmem.bit, CY 348, 371
MOV	A, @rpa1 347, 362	MOV1 MOV1	pmem.@L, CY 348, 371 @H+mem.bit, CY 348, 371
MOV	XA, @HL 347, 362		- · · · · · · · · · · · · · · · · · · ·
MOV	@HL, A 347, 362		n instruction]
MOV	@HL, XA 347, 362	ADDS	A, #n4 348, 372
MOV	A, mem 347, 363	ADDS	XA, #n8 348, 372
MOV	XA, mem 347, 363	ADDS	A, @HL 348, 372
MOV	mem, A 347, 363	ADDS	XA, rp' 348, 372
MOV	mem, XA 347, 363	ADDS	rp'1, XA 348, 372
MOV	A, reg 347, 363	ADDC	A, @HL 348, 373
MOV	XA, rp' 347, 364	ADDC	XA, rp' 348, 373
MOV	reg1, A 347, 364	ADDC	rp'1, XA 348, 373
MOV	rp'1, XA 347, 364	SUBS	A, @HL 348, 374
XCH	A, @HL 347, 365	SUBS	XA, rp' 348, 374
XCH	A, @HL+ 347, 365	SUBS	rp'1, XA 348, 374
XCH	A, @HL 347, 365	SUBC	A, @HL 348, 375
XCH	A, @rpa1 347, 365	SUBC	XA, rp' 348, 375
XCH	XA, @HL 347, 366	SUBC	rp'1, XA 348, 375
XCH	A, mem 347, 366	AND	A, #n4 348, 376
XCH	XA, mem 347, 366	AND	A, @HL 348, 376
XCH	A, reg1 347, 366	AND	XA, rp' 348, 376
XCH	XA, rp' 347, 366	AND	rp'1, XA 348, 376
		OR	A, #n4 348, 377
[Table reference instruction]		OR	A, @HL 348, 377
MOVT	XA, @PCDE 348, 367	OR	XA, rp' 348, 377

OR	rp'1, XA 348, 377
XOR	A, #n4 348, 378
XOR	A, @HL 348, 378
XOR	XA, rp' 348, 378
XOR	rp'1, XA 348, 378

## [Accumulator instruction]

RORC	Α	349, 379
NOT	Α	349, 379

### [Increment/decrement instruction]

INCS	reg 349, 380
INCS	rp1 349, 380
INCS	@HL 349, 380
INCS	mem 349, 380
DECS	reg 349, 380
DECS	rp' 349, 380

### [Compare instruction]

0145	" 4 - 040 004
SKE	reg, #n4 349, 381
SKE	@HL, #n4 349, 381
SKE	A, @HL 349, 381
SKE	XA, @HL 349, 381
SKE	A, reg 349, 381
SKE	XA, rp' 349, 381

## [Carry flag manipulation instruction]

SET1	CY	 349, 382
CLR1	CY	 349, 382
SKT	CY	 349, 382
NOT1	CY	 349, 382

### [Memory bit manipulation instruction]

SET1	mem.bit 349, 383
SET1	fmem.bit 349, 383
SET1	pmem.@L 349, 383
SET1	@H+mem.bit 349, 383
CLR1	mem.bit 349, 383
CLR1	fmem.bit 349, 383

CLR1	pmem.@L 349, 383
CLR1	@H+mem.bit 349, 383
SKT	mem.bit 349, 384
SKT	fmem.bit 349, 384
SKT	pmem.@L 349, 384
SKT	@H+mem.bit 349, 384
SKF	mem.bit 349, 384
SKF	fmem.bit 349, 384
SKF	pmem.@L 349, 384
SKF	@H+mem.bit 349, 384
SKTCLR	fmem.bit 349, 385
SKTCLR	pmem.@L 349, 385
SKTCLR	@H+mem.bit 349, 385
AND1	CY, fmem.bit 350, 385
AND1	CY, pmem.@L 350, 385
AND1	CY, @H+mem.bit 350, 385
OR1	CY, fmem.bit 350, 385
OR1	CY, pmem.@L 350, 385
OR1	CY, @H+mem.bit 350, 385
XOR1	CY, fmem.bit 350, 385
XOR1	CY, pmem.@L 350, 385
XOR1	CY, @H+mem.bit 350, 385

### [Branch instruction]

BR	addr 350, 386
BR	addr1 350, 386
BR	!addr 350, 386
BR	\$addr 350, 386
BR	\$addr1 350, 387
BR	PCDE 350, 388
BR	PCXA 350, 388
BR	BCDE 350, 389
BR	BCXA 350, 389
BRA	!addr1 350, 389
BRCB	!caddr 350, 387

### [Subroutine/stack control instruction]

CALLA !addr1 ... 351, 390

CALL !addr ... 351, 390

CALLF !faddr ... 351, 391

TCALL !addr ... 351, 391

RET ... 351, 392

RETS ... 351, 392

RETI ... 351, 393

PUSH tp ... 352, 394

PUSH BS ... 352, 394

POP rp ... 352, 394

POP BS ... 352, 394

### [Interrupt control instruction]

EI ... 352, 395

EI IE×× ... 352, 395

DI ... 352, 395

DI IE×× ... 352, 395

### [Input/output instruction]

IN A, PORTn ... 352, 396

IN XA, PORTn ... 352, 396

OUT PORTn, A ... 352, 396

OUT PORTn, XA ... 352, 396

### [CPU control instruction]

HALT ... 352, 397

STOP ... 352, 397

NOP ... 352, 397

### [Special instruction]

SEL RBn ... 352, 398

SEL MBn ... 352, 398

GETI taddr ... 352, 398

# D.2 Instruction Index (alphabetical order)

[A]		CLR1	mem.bit 349, 383
ADDC	A, @HL 348, 373	CLR1	pmem.@L 349, 383
ADDC	rp'1, XA 348, 372	CLR1	@H+mem.bit 349, 383
ADDC	XA, rp' 348, 373		
ADDS	A, #n4 348, 372	[D]	
ADDS	A, @HL 348, 372	DECS	reg 349, 380
ADDS	rp'1, XA 348, 372	DECS	rp' 349, 380
ADDS	XA, rp' 348, 372	DI 35	2, 395
ADDS	XA, #n8 348, 372	DI	IE××× 352, 395
AND	A, #n4 348, 376		
AND	A, @HL 348, 376	[E]	
AND	rp'1, XA 348, 376	El 35	2, 395
AND	XA, rp' 348, 376	EI	IExx 352, 395
AND1	CY, fmem.bit 350, 385		
AND1	CY, pmem.@L 350, 385	[G]	
AND1	CY, @H+mem.bit 350, 385	GETI	taddr 352, 398
[B]		[H]	
BR	addr 350, 386	HALT	352, 397
BR BR	addr 350, 386 addr1 350, 386	HALT	352, 397
		HALT	352, 397
BR	addr1 350, 386		352, 397  A, PORTn 352, 396
BR BR	addr1 350, 386 BCDE 350, 389	[1]	
BR BR BR	addr1 350, 386 BCDE 350, 389 BCXA 350, 389	[ <b>i</b> ] IN	A, PORTn 352, 396
BR BR BR	addr1 350, 386  BCDE 350, 389  BCXA 350, 389  PCDE 350, 388	[I] IN IN	A, PORTn 352, 396 XA, portn 352, 396
BR BR BR BR	addr1 350, 386  BCDE 350, 389  BCXA 350, 389  PCDE 350, 388  PCXA 350, 388	[I] IN IN INCS	A, PORTn 352, 396 XA, portn 352, 396 mem 349, 380
BR BR BR BR BR	addr1 350, 386  BCDE 350, 389  BCXA 350, 389  PCDE 350, 388  PCXA 350, 388  laddr 350, 386	[I] IN IN INCS	A, PORTn 352, 396  XA, portn 352, 396  mem 349, 380  reg 349, 380
BR BR BR BR BR BR	addr1 350, 386  BCDE 350, 389  BCXA 350, 389  PCDE 350, 388  PCXA 350, 388  !addr 350, 386  \$addr 350, 386	[I] IN IN INCS INCS INCS	A, PORTn 352, 396  XA, portn 352, 396  mem 349, 380  reg 349, 380  rp1 349, 380
BR BR BR BR BR BR BR	addr1 350, 386  BCDE 350, 389  BCXA 350, 389  PCDE 350, 388  PCXA 350, 388  !addr 350, 386  \$addr 350, 386  \$addr1 350, 387	[I] IN IN INCS INCS INCS	A, PORTn 352, 396  XA, portn 352, 396  mem 349, 380  reg 349, 380  rp1 349, 380
BR BR BR BR BR BR BR	addr1 350, 386  BCDE 350, 389  BCXA 350, 389  PCDE 350, 388  PCXA 350, 388  !addr 350, 386  \$addr 350, 386  \$addr1 350, 387 !addr1 350, 386	[I] IN IN INCS INCS INCS INCS	A, PORTn 352, 396  XA, portn 352, 396  mem 349, 380  reg 349, 380  rp1 349, 380
BR BR BR BR BR BR BR	addr1 350, 386  BCDE 350, 389  BCXA 350, 389  PCDE 350, 388  PCXA 350, 388  !addr 350, 386  \$addr 350, 386  \$addr1 350, 387 !addr1 350, 386	[I] IN IN INCS INCS INCS INCS	A, PORTn 352, 396 XA, portn 352, 396 mem 349, 380 reg 349, 380 rp1 349, 380 @HL 349, 380
BR BR BR BR BR BR BR BR BRA BRCB	addr1 350, 386  BCDE 350, 389  BCXA 350, 389  PCDE 350, 388  PCXA 350, 388  !addr 350, 386  \$addr 350, 386  \$addr1 350, 387 !addr1 350, 386	[I] IN IN INCS INCS INCS INCS INCS	A, PORTn 352, 396  XA, portn 352, 396  mem 349, 380  reg 349, 380  rp1 349, 380  @HL 349, 380  A, mem 347, 363
BR BR BR BR BR BR BR BR CB	addr1 350, 386 BCDE 350, 389 BCXA 350, 389 PCDE 350, 388 PCXA 350, 388 !addr 350, 386 \$addr 350, 386 \$addr1 350, 387 !addr1 350, 386	[I] IN IN INCS INCS INCS INCS INCS INCS	A, PORTn 352, 396  XA, portn 352, 396  mem 349, 380  reg 349, 380  rp1 349, 380  @ HL 349, 380  A, mem 347, 363  A, reg 347, 363
BR BR BR BR BR BR BR CB CALL	addr1 350, 386 BCDE 350, 389 BCXA 350, 389 PCDE 350, 388 PCXA 350, 388 !addr 350, 386 \$addr 350, 386 \$addr1 350, 387 !addr1 350, 387	[I] IN IN INCS INCS INCS INCS INCS INCS INC	A, PORTn 352, 396  XA, portn 352, 396  mem 349, 380  reg 349, 380  rp1 349, 380  @ HL 349, 380  A, mem 347, 363  A, reg 347, 363  A, #n4 347, 360
BR BR BR BR BR BR BR BR CB  [C] CALL CALLA	addr1 350, 386 BCDE 350, 389 BCXA 350, 389 PCDE 350, 388 PCXA 350, 388 laddr 350, 386 \$addr 350, 386 \$addr1 350, 387 laddr1 350, 387 laddr1 350, 387	[I] IN IN INCS INCS INCS INCS INCS MOV MOV	A, PORTn 352, 396  XA, portn 352, 396  mem 349, 380  reg 349, 380  rp1 349, 380  @HL 349, 380  A, mem 347, 363  A, reg 347, 363  A, #n4 347, 360  A, @HL 347, 365

MOV	HL, #n8 347, 360	OUT	PORTn, A 352, 396
MOV	mem, A 347, 363	OUT	PORTn, XA 352, 396
MOV	mem, XA 347, 363		
MOV	reg1, A 347, 364	[P]	
MOV	reg1, #n4 347, 360	POP	BS 352, 394
MOV	rp'1, XA 347, 364	POP	rp 352, 394
MOV	rp2, #n8 347, 361	PUSH	BS 352, 394
MOV	XA, mem 347, 363	PUSH	rp 352, 394
MOV	XA, rp' 347, 364		
MOV	XA, #n8 347, 360	[R]	
MOV	XA, @HL 347, 362	RET 3	351, 392
MOV	@HL, A 347, 362	RETI	351, 393
MOV	@HL, XA 347, 362	RETS	351, 392
MOVT	XA, @BCDE 348, 369	RORC	A 349, 379
MOVT	XA, @BCXA 348, 370		
MOVT	XA, @PCDE 348, 367	[S]	
MOVT	XA, @PCXA 348, 369	SEL	MBn 352, 398
MOV1	CY, fmem.bit 348, 371	SEL	RBn 352, 398
MOV1	CY, pmem.@L 348, 371	SET1	CY 349, 382
MOV1	CY, @H+mem.bit 348, 371	SET1	fmem.bit 349, 383
MOV1	fmem.bit, CY 348, 371	SET1	mem.bit 349, 383
MOV1	pmem.@L, CY 348, 371	SET1	pmem.@L 349, 383
MOV1	@H+mem.bit, CY 348, 371	SET1	@H+mem.bit 349, 383
		SKE	A, reg 349, 381
[H]		SKE	A, @HL 349, 381
NOP	352, 397	SKE	reg, #n4 349, 381
NOT	A 349, 379	SKE	XA, rp' 349, 381
NOT1	CY 349, 382	SKE	XA, @HL 349, 381
		SKE	@HL, #n4 349, 381
[0]		SKF	fmem.bit 349, 384
OR	A, #n4 348, 377	SKF	mem.bit 349, 384
OR	A, @HL 348, 377	SKF	pmem.@L 349, 384
OR	rp'1, XA 348, 377	SKF	@H+mem.bit 349, 384
OR	XA, rp' 348, 377	SKT	CY 349, 384
OR1	CY, fmem.bit 350, 385	SKT	fmem.bit 349, 384
OR1	CY, pmem.@L 350, 385	SKT	mem.bit 349, 384
OR1	CY, @H+mem.bit 350, 385	SKT	pmem.@L 349, 384

```
SKT
          @H+mem.bit ... 349, 384
SKTCLR
         fmem.bit ... 349, 385
         pmem.@L ... 349, 385
SKTCLR
SKTCLR
          @H+mem.bit ... 349, 385
STOP ... 352, 397
SUBC
          A, @HL ... 348, 375
SUBC
          rp'1, XA ... 348, 375
          XA, rp' ... 348, 375
SUBC
SUBS
          A, @HL ... 348, 374
SUBS
          rp'1, XA ... 348, 374
          XA, rp' ... 348, 374
SUBS
[T]
TBR
          addr ... 350, 389
TCALL
          !addr ... 351, 391
[X]
          A, @rpa1 ... 347, 365
XCH
XCH
          A, mem ... 347, 366
XCH
          A, reg1 ... 347, 366
XCH
          A, @HL ... 347, 365
          A, @HL+ ... 347, 365
XCH
XCH
          A, @HL- ... 347, 365
XCH
          XA, @HL ... 347, 366
XCH
          XA, mem ... 347, 366
XCH
          XA, rp' ... 347, 366
XOR
          A, #n4 ... 348, 378
XOR
          A, @HL ... 348, 378
```

rp'1, XA ... 348, 378

XA, rp' ... 348, 378

CY, fmem.bit ... 350, 385

CY, pmem.@L ... 350, 385

CY, @H+mem.bit ... 350, 385

XOR

XOR

XOR1

XOR1

XOR1

## APPENDIX E HARDWARE INDEX

[A]	IET2 287
ACKD 184	IEW 310
ACKE 184	IMO 293
ACKT 184	IM1 293
ADEN 276	IM2 313
ADM 276	IME 289
	INTA 47
[B]	INTC 47
BP0-BP7 72	INTE 47
BS 70	INTF 47
BSB0-BSB3 282	INTG 47
BSYE 184	INTH 47
BT 107	IPS 288
	IRQ0 287
[C]	IRQ1 287
CLOM 102	IRQ2 310
CMDD 184	IRQ4 287
CMDT 185	IRQBT 287
COI 180	IRQCSI 287
CSIE 180	IRQT0 287
CSIM 181	IRQT1 287
CY 66	IRQT2 287
	IRQW 310
[E]	IST0, IST1 294
EOC 276	
	[K]
[1]	KR0-KR7 311
IE0 287	
IE1 287	[L]
IE2 310	LCDC 250
IE4 287	LCDM 248
IEBT 287	
IECSI 287	
IET0 287	

IET1 ... 287

[M]

MBE ... 68

MBS ... 70

[N]

NRZ ... 125

NRZB ... 125

[P]

PC ... 53

PCC ... 89

PMGA, PMGB, PMGC ... 78

POGA, POGB ... 85

PORT0-PORT8 ... 74

PSW ... 66

[R]

RBE ... 69

RBS ... 70

RELD ... 184

RELT ... 185

REMC ... 125

[S]

SA ... 277

SBIC ... 183

SBS ... 52, 62

SCC ... 91

SIO ... 186

SK0-SK2 ... 67

SOC ... 276

SOS ... 98

SP ... 62

SVA ... 187

[T]

T0, T1, T2 ... 46

TGCE ... 125

TM0, TM1, TM2 ... 120

TMOD0, TMOD1, TMOD2 ... 46

TMOD2H ... 45

TOE0, TOE1, TOE2 ... 46

[W]

WDTM ... 106

WM ... 114

WUP ... 140

The following table shows revision history of this manual.

Version	Contents	Applicable Part
2nd	$\mu$ PD753036 and $\mu$ PD75P3036 Under development $ ightarrow$ developed	Throughout
	μPD75P3036KK-T has been added.	
	At N-ch open drain of ports 4 and 5, input voltage has been changed to 13 V from 12 V.	
	When using external clock, XT2 has been changed to opposite phase input from leaving open.	
	A note has been added indicating that when not using subsystem clock, supply voltage current can reduce by SOS.0 = 1 at STOP instruction execution.	
	A figure of external circuit which determines output level of BP0 through BP7 has been added.	CHAPTER 2 PIN FUNCTION
	A note has been added indicating that BRA !addr1 and CALL !addr1 instructions can only be used in MkII mode.	CHAPTER 4 INTERNAL CPU FUNCTION
	Explanation of mask option has been added.	CHAPTER 10 MASK OPTION
	The items of Instruction Function and Application have been adjusted to that of Instruction Set and Its Operation.  Modification of the instruction list.	CHAPTER 11 INSTRUCTION SET
	The OS supported has been upgraded.	APPENDIX B DEVELOPMENT TOOLS